Data Sheet: Advance Information

An Energy Efficient Solution by Freescale

Xtrinsic MMA9555L Intelligent **Motion-Sensing Pedometer**

The MMA9555L pedometer sensor is a member of the MMA955xL intelligent sensor platform of Freescale's Xtrinsic family. This device incorporates dedicated accelerometer MEMS transducers, signal conditioning, data conversion, and a 32-bit microcontroller.

The MMA9555L pedometer sensor can make system-level decisions required for sophisticated applications such as six directional orientation, pedometer functionality, and activity monitoring.


The integrated functionality of sensor initialization, calibration, data compensation, and computation functions off-loads CPU bandwidth from the system application processor. Therefore, total system power consumption is significantly reduced because the application processor stays powered down until absolutely needed. In addition, the device can be configured for an autosleep/autowake capability.

Hardware Features

- Three accelerometer operating ranges:
 - ±2 g is suitable for orientation detection
 - ±4 g covers most regular human dynamics such as walking and jogging and is used for the pedometer functionality
 - ±8 q detects most abrupt activities useful for gaming purposes
- One slave SPI or I²C interface operating at up to 2 Mbps, dedicated to communication with the host processor. The value of the I²C, 7-bit address is 0x4C.
- Eight selectable output data rates (ODR), from 488 Hz to 3.8 Hz
- 10-, 12-, 14-, and 16-bit trimmed ADC data formats available
- 1.8 V supply voltage
- 32-bit CPU with MAC unit
- Extensive set of power-management features and low-power modes
- Integrated ADC can be used to convert external analog signals
- Single-Wire, Background-Debug Mode (BDM) pin interface
- 16-KB flash memory
- 2-KB Random Access Memory
- ROM-based flash controller and slave-port, command-line interpreter
- Minimal external component requirements
- RoHS compliant (-40 °C to +85 °C), 16-pin, 3 mm x 3 mm x 1 mm LGA package

MMA9555L





This document contains information on a new product. Specifications and information herein are subject to change without notice.

© 2014 Freescale Semiconductor, Inc. All rights reserved.



Software Features

This device can be programmed to provide any of the following:

- · Six directions of orientation
- Pedometer
 - Activity level
 - Step count
 - Distance
 - Calorie count
- · Auto wake/sleep
- Embedded, smart FIFO
- · Power management

A number of software features are included in the factory-programmed firmware. The power and flexibility of the embedded Cold-Fire V1 MCU core associated with the high performance 3-axis accelerometer give new and unprecedented capabilities to the MMA955xL devices family.

Typical Applications

This low-power, intelligent sensor is optimized for use in portable and mobile consumer products such as:

- Pedometers
- · Activity monitoring in medical applications
- Tablets/PMPs/PDAs/digital cameras
- Auto wake/sleep for low power consumption
- Smartbooks/ereaders/netbooks/laptops
- Anti-theft
- · Fleet monitoring, tracking
- · System auto-wake on movement
- Detection
- · Shock recording
- · Small appliance safety shut-off

Table 1. Ordering information

Part number	Firmware	Temperature range	Package description	Shipping
MMA9555LR1	Pedometer + Six Directions of Orientation + GPIO Input/Output	−40 °C to +85 °C	LGA-16	Tape and reel

Contents

1	Variations of Devices for the MMA955xL Platform	. 4
2	General Description	. (
	2.1 Functional Overview	. (
	2.2 Pinout	. 1
	2.3Pin Function Descriptions	. 8
	2.4 System Connections	
3	Mechanical and Electrical Specifications	12
	3.1 Definitions	12
	3.2 Pin Groups	13
	3.3 Absolute Maximum Ratings	13
	3.4 Operating Conditions	13
	3.5 Electrostatic Discharge (ESD) and Latch-up Protection Characteristics	13
	3.6 General DC Characteristics	14
	3.7 Supply Current Characteristics	14
	3.8 Accelerometer Transducer Mechanical Characteristics	1.
	3.9 ADC Characteristics	1.
	3.10 ADC Sample Rates	16
	3.11 . AC Electrical Characteristics	16
	3.12 General Timing Control	1
	3.13 . I ² C Timing	1
	3.14 Slave SPI Timing	
	3.15 . Flash Parameters	19
4	Package Information	20
	4.1 Footprint and pattern information	20
	4.2 Marking	2
4.3	Tape and reel information.	22

Related Documentation

The MMA9555L device features and operations are described in reference manuals, release notes, and application notes. To find the most-current versions of these documents:

- 1. Go to the Freescale homepage at: freescale.com.
- 2. In the Keyword search box at the top of the page, enter the device number MMA9555L.
- 3. In the Refine Your Results pane on the left, click on the Documentation link.

1 Variations of Devices for the MMA955xL Platform

Freescale offers a variety of firmware versions for the MMA955xL devices. The different versions of the device are identified by the seventh character in the part number (for example MMA9559L). Information and specifications provided in this data sheet are specific to the MMA9555L. Additional information for the other devices can be found in the MMA955xL data sheet.

The following table lists some of the variations among the MMA955xL-platform devices.

Table 2. Features of product-line devices

Feature - Device	MMA9550L	MMA9551L	MMA9553L	MMA9555L	MMA9559L	
Key elements	Motion sensing	Gesture sensing	Pedometer	Pedometer + six- direction orientation + GPIO Input/Output	High flexibility	
User flash available	6.5 KB	4.5 KB	1.0 KB	0 KB	14 KB	
User RAM available	576 bytes	452 bytes	420 bytes	0 bytes	1664 bytes	
ADC resolution (bits)	10,12,14,16 bits	10,12,14,16 bits	10,12,14,16 bits	10,12,14,16 bits	10,12,14,16 bits	
g measurement ranges	2 g, 4 g, 8 g	2 g, 4 g, 8 g				
Real-time and preemptive scheduling	Yes	Yes	Yes	Yes	No	
Event management	No	No	No	No	Yes	
Slave Port Command Interpreter						
Normal mode	Yes	Yes	Yes	Yes	No	
Legacy mode	Yes	Yes	Yes	Yes	No	
Streaming mode	Yes	Yes	Yes	Yes	No	
Front-end processing					1	
100 Hz BW anti-aliasing	Yes	Yes	Yes	Yes	No	
50 Hz BW anti-aliasing	Yes	Yes	Yes	Yes	No	
• g-mode-dependent resolution	Yes	Yes	Yes	Yes	Yes	
Absolute value	Yes	Yes	Yes	Yes	No	
Low-pass filter	Yes	Yes	Yes	Yes	No	
High-pass filter	Yes	Yes	Yes	Yes	No	
Data-ready interrupt	Yes	Yes	Yes	Yes	Yes	
Gesture applications						
• High g/Low g	No	Yes	No	No	No	
• Tilt	No	Yes	No	No	No	
Portrait/Landscape	No	Yes	No	No	No	
Programmable orientation	No	Yes	No	No	No	

Table 2. Features of product-line devices (Continued)

Feature - Device	MMA9550L	MMA9551L	MMA9553L	MMA9555L	MMA9559L
Tap/Double-tap	No	Yes	No	No	No
Freefall	No	Yes	No	No	No
Motion	No	Yes	No	No	No
Data-storage modules		<u> </u>	<u> </u>		1
Data FIFO	Yes	Yes	Yes	Yes	No
Event queue	Yes	Yes	Yes	Yes	No
Inter-process FIFO	No	No	No	No	Yes
Power-control module		•			- 1
Run and Stop on idle	Yes	Yes	Yes	Yes	Yes
Run and No stop	Yes	Yes	Yes	Yes	Yes
Stop NC	Yes	Yes	Yes	Yes	Yes
Auto-Wake / Auto-Sleep / Doze	Yes	Yes	Yes	Yes	No
Data-management daemons	Yes	Yes	Yes	Yes	Yes
Pedometer applications					
Step count	No	No	Yes	Yes	No
Distance	No	No	Yes	Yes	No
Adaptive distance	No	No	Yes	Yes	No
Activity monitor	No	No	Yes	Yes	No
Six Directional Orientation	No	No	No	Yes	No
GPIO management	No	No	No	Yes	No

The only difference between the various device configurations is the firmware content loaded into the flash memory at the factory.

The MMA9550L, MMA9551L, MMA9553L, and MMA9555L devices can function immediately as they are. They have an internal command interpreter and applications scheduler and can interact directly with the users' host system.

2 **General Description**

2.1 **Functional Overview**

Each device in the MMA955xL platform consists of a 3-axis, MEMS accelerometer and a mixed-signal ASIC with an integrated, 32-bit CPU. The mixed-signal ASIC can be utilized to measure and condition the outputs of the MEMS accelerometer, internal temperature sensor, or a differential analog signal from an external device.

The calibrated, measured sensor outputs can be read via the slave I²C or SPI port or utilized internally within the MMA955xL platform.




Figure 1. Platform block diagram

A block level view is shown in the preceding figure and can be summarized at a high level as an analog/mixed-mode subsystem associated with a digital engine:

- The analog subsystem is composed of:
 - A 3-axis transducer that is an entirely passive block including the MEMS structures.
 - An Analog Front End (AFE) with the following:
 - A capacitance-to-voltage converter (CVC)
 - An analog-to-digital converter
 - · A temperature sensor
- The digital subsystem is composed of:
 - A 32-bit CPU with a Background-Debug Module (BDM)
 - Memory: RAM, ROM, and flash
 - Rapid GPIO (RGPIO) port-control logic
 - Timer functions include:
 - Modulo timer module (MTIM16)

- Programmable Delay Timer (PDB)
- General-Purpose Timer/PWM Module (TPM)
- I²C master interface
- I²C or SPI slave interface
- System Integration Module (SIM)
- Clock-Generation Module

The slave interfaces (either SPI or I^2C) operate independently of the CPU subsystem. They can be accessed at any time, including while the device is in low-power, deep-sleep mode.

2.2 Pinout

The package pinout definition for this device is designed as a super set of functions found typically on Freescale's CPU offering, as well as other competitive devices. All pins on the device are utilized and many are multiplexed.

The following sections describe the pinout. Users can select from multiple pin functions via the SIM pin mux-control registers.




Figure 2. Device pinout (top view) and package frame convention

2.2.1 Pin Functions

The following table summarizes functional options for each pin on this device.

Table 3. Pin functions

Pin#	Pin Function #1 ¹	Pin Function #2	Pin Function #3	Description
1		V_{DD}		Digital power supply
2	BKGD/MS	RGPIO9		Background-debug / Mode select / RGPIO9
3		RESETB ²	•	Active-low reset
4	SCL0	RGPIO0	SCLK	Serial clock for slave I ² C / RGPIO0 / Serial clock for slave SPI
5		V _{SS}		Digital ground
6	SDA0	RGPIO1	SDI	Serial data for slave I ² C / RGPIO1 / SPI serial data input
7	RGPIO2	SCL1	SDO	RGPIO2 / Serial clock for master I ² C / SPI serial data output
8 ³	RGPIO3	SDA1	SSB	RGPIO3 / Serial data for master I ² C / SPI slave select
9	RGPIO4	INT		RGPIO4 / Interrupt input

Table 3. Pin functions

Pin#	Pin Function #1 ¹	Pin Function #2	Pin Function #3	Description
10	RESERVED (Connect to V _{SS})			(Must be grounded externally.)
11	RGPIO5	PDB_A	INT_O	RGPIO5 / PDB_A / INT_O slave-port interrupt output. INT_O can only output interrupts from the COCO bit. For sensor data output interrupts, use RGPIO6-RGPIO9.
12	RGPIO6	RGPIO6 AN0 TPMCH0		RGPIO6 / ADC Input 0 / TPM Channel 0
13	RGPI07	AN1	TPMCH1	RGPIO7 / ADC Input 1 / TPM Channel 1
14		V _{DDA}		Analog power
15	RGPIO8 PDB_B			RGPIO8 / PDB_B
16		V _{SSA}		Analog ground

- Pin function #1 represents the reset state of the hardware. Pin functions can be changed via the SIM pin, mux-control registers in Freescale or user firmware.
- RESETB is an open-drain, bidirectional pin. Reset must be pulled high at startup. After startup, Reset may be asserted to reset the device.
- RGPIO3/SDA1/SSB = Low at startup selects SPI. High at startup selects I²C. This is a function of the application boot code, not of the hardware.

2.3 **Pin Function Descriptions**

This section provides a brief description of the various pin functions available on the MMA9555L pedometer sensor. Ten of the device pins are multiplexed with Rapid GPIO (RGPIO) functions. The "Pin Function #1" column in Table 3 on page 7 lists which function is active when the hardware exits the Reset state. Freescale or user firmware can use the pin mux-control registers in the System Integration Module (SIM) to change pin assignments for each pin after reset. For detailed information about these registers, see the MMA955xL Three-Axis Accelerometer Reference Manual (MMA955xLRM).

V_{DD} and V_{SS}: Digital power and ground. V_{DD} is nominally 1.8 V.

V_{DDA} and V_{SSA}: Analog power and ground. V_{DDA} is nominally 1.8 V. To optimize performance, the V_{DDA} line can be filtered to remove any digital noise that might be present on the 1.8 V supply. (See Figure 4 and Figure 6 on page 16.)

RESETB: The RESETB pin is an open-drain, bidirectional pin with an internal, weak, pullup resistor. At start-up, it is configured as an input pin, but also can be programmed to become bidirectional. Using this feature, the MMA9555L device can reset external devices for any purpose other than power-on reset. Reset must be pulled high at power up to boot to Application code space. If low, it will boot to ROM code. After startup, Reset may be asserted to reset the device. The total external capacitance to ground has to be limited when using RESETB-pin, output-drive capability. For more details, see the "System Integration Module" chapter of the MMA955xL Three-Axis Accelerometer Reference Manual (MMA955xLRM).

Slave I²C port: SDA0 and SCL0: These are the slave-I²C data and clock signals, respectively. The MMA9555L device can be controlled via the serial port or via the slave SPI interface.

Master I²C: SDA1 and SCL1: These are the master-I²C clock and data signals, respectively.

Analog-to-Digital Conversion: AN0, AN1: The on-chip ADC can be used to perform a differential, analog-to-digital conversion based on the voltage present across pins ANO(-) and AN1(+). Conversions for these pins are at the same Output Data Rate (ODR) as the MEMS transducer signals. Input levels are limited to 1.8 V differential.

Rapid General Purpose I/O: RGPIO[9:0]: The ColdFire V1 CPU has a feature called Rapid GPIO (RGPIO). This is a 16-bit, input/output port with single-cycle write, set, clear, and toggle functions available to the CPU. The MMA9555L device brings out the lower 10 bits of that port as pins of the device. At reset, All of the RGPIO pins are configured as input pins, although pin muxing does reassign some pins to non-RGPIO function blocks. Pullups are disabled.

RGPIO[9:6] can be set as interrupt pins for most interrupt sources.

RGPIO[9] is connected to BKGD/MS.

RGPIO[1:0] SDA0 and SCL0 are connected at reset.

Interrupts: INT: This input pin can be used to wake the CPU from a deep-sleep mode. It can be programmed to trigger on either rising or falling edge, or high or low level. This pin operates as a Level-7 (high-priority) interrupt.

Debug/Mode Control: BKGD/MS: At start-up, this pin operates as mode select. If this pin is pulled high during start up, the CPU will boot normally and run code. If this pin is pulled low during start-up, the CPU will boot into active Background-Debug Mode (BDM). In BDM, this pin operates as a bidirectional, single-wire, background-debug port. It can be used by development tools for downloading code into on-chip RAM and flash and to debug that code. There is an internal pullup resistor on this pin. It may be left floating.

Timer: PDB A and PDB B: These are the two outputs of the programmable delay block.

Slave SPI Interface: SCLK, SDI, SDO and SSB: These pins control the slave SPI clock, data in, data out, and slave-select signals, respectively. The MMA9555L platform can be controlled via this serial port or via the slave-I²C interface. SSB has a special function at startup that selects the Slave interface mode. Low at startup selects SPI and high selects I²C.

INT_O: The slave-port output interrupt pin. This pin can be used to flag the host when a response to a command is available to read on the slave port. INT_O can only output interrupts from the COCO bit. For sensor data output interrupts, use RGPI06 – RGPIO9.

TPMCH0 and TPMCH1: The I/O pin associated with 16-bit, TPM channel 0 and 1.

2.4 System Connections

2.4.1 Power Sequencing

An internal circuit powered by V_{DDA} provides the device with a power-on-reset signal. In order for this signal to be properly recognized, it is important that V_{DD} is powered up before or simultaneously with V_{DDA} . The voltage potential between V_{DD} and V_{DDA} must not be allowed to exceed the value specified in Table 7 on page 14.

2.4.2 Layout Recommendations

- Provide a low-impedance path from the board power supply to each power pin (V_{DD} and V_{DDA}) on the device and from the board ground to each ground pin (V_{SS} and V_{SSA}).
- Place 0.01 to 0.1 µF capacitors as close as possible to the package supply pins to meet the minimum bypass requirement.
 The recommended bypass configuration is to place one bypass capacitor on each of the V_{DD}/V_{SS} pairs. V_{DDA}/V_{SSA} ceramic and tantalum capacitors tend to provide better tolerances.
- Capacitor leads and associated printed-circuit traces that connect to the chip V_{DD} and V_{SS} (GND) pins must be as short as possible.
- Bypass the power and ground with a capacitor of approximately 1 µF and a number of 0.1-µF ceramic capacitors.
- Minimize PCB trace lengths for high-frequency signals. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{DD} and V_{SS} circuits.
- Take special care to minimize noise levels on the V_{DDA} and V_{SSA} pins.
- Use separate power planes for V_{DD} and V_{DDA} and separate ground planes for V_{SS} and V_{SSA}. Connect the separate analog
 and digital power and ground planes as close as possible to power supply outputs. If both analog circuit and digital circuits
 are powered by the same power supply, it is advisable to connect a small inductor or ferrite bead in series with both the V_{DDA}
 and V_{SSA} traces.
- Physically separate the analog components from noisy digital components by ground planes. Do not place an analog trace
 in parallel with digital traces. It is also desirable to place an analog ground trace around an analog signal trace to isolate it
 from digital traces.
- Provide an interface to the BKGD/MS pin if in-circuit debug capability is desired.
- Ensure that resistors R_{P1} and R_{P2} , in the following figure, match the requirements stated in the I^2C standard. For the shown configuration, the value of 4.7 k Ω would be appropriate.

2.4.3 MMA9555L Pedometer Sensor as an Intelligent Slave

I²C pullup resistors, a ferrite bead, and a few bypass capacitors are all that are required to attach this device to a host platform. The basic configurations are shown in the following two figures. In addition, the RGPIO pins can be programmed to generate interrupts to a host platform in response to the occurrence of real-time application events. In this case, the pins should be routed to the external interrupt pins of the CPU.




Figure 3. MMA9555L Pedometer Sensor as an I²C slave




Figure 4. MMA9555L Pedometer Sensor as an SPI slave

2.4.4 **Sensing Direction and Output Response**

The following figure shows the device's default sensing direction when measuring gravity in a static manner. Also included are the standard abbreviations or names for the six different orientation modes: portrait up/down, landscape left/right and back/front.




Figure 5. Sensing direction and output response

3 **Mechanical and Electrical Specifications**

This section contains electrical specification tables and reference timing diagrams for the MMA9555L device, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

2 4 Definitions

3.1 Definition	is a second seco
Cross-axis sensitivity	The proportionality constant that relates a variation of accelerometer output to cross acceleration. This sensitivity varies with the direction of cross acceleration and is primarily due to misalignment.
Full range	The algebraic difference between the upper and lower values of the input range. Refer to the input/output characteristics.
Hardware compensated	Sensor modules on this device include hardware-correction factors for gain and offset errors that are calibrated during factory test using a least-squares fit of the raw sensor data.
Linearity error	The deviation of the sensor output from a least-squares linear fit of the input/output data.
N. 11 14	The contraction desiration from the exteriors that defines the contract in a three desirables

Nonlinearity The systematic deviation from the straight line that defines the nominal input/output relationship. Pin group The clustering of device pins into a number of logical pin groupings to simplify and standardize electri-

cal data sheet parameters. Pin groups are defined in Section 3.2, "Pin Groups".

Freescale's advanced non-linear calibration functions that—with the first-order hardware gain and off-Software compensated

set calibration features—improve sensor performance.

The time from the initial application of power for a sensor to reach its specified performance under the Warm-up time

documented operating conditions.

3.2 Pin Groups

The following pin groups are used throughout the remainder of this section.

Group 1 RESETB
Group 2 RESERVED
Group 3 RGPIO[9:0]

3.3 Absolute Maximum Ratings

Absolute maximum ratings are the limits the device can be exposed to without permanently damaging it. Absolute maximum ratings are stress ratings only; functional operation at these ratings is not guaranteed. Exposure to absolute maximum ratings conditions for extended periods may affect reliability.

This device contains circuitry to protect against damage due to high static voltage or electrical fields. It is advised, however, that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

Table 4. Absolute maximum ratings

Rating	Symbol	Minimum	Maximum	Unit
Digital supply voltage	V_{DD}	-0.3	2.0	V
Analog supply voltage	V_{DDA}	-0.3	2.0	V
Voltage difference, V _{DD} to V _{DDA}	$V_{DD} - V_{DDA}$	-0.1	0.1	V
Voltage difference, V _{SS} to V _{SSA}	$V_{SS} - V_{SSA}$	-0.1	0.1	V
Input voltage	V _{In}	-0.3	V _{DD} + 0.3	V
Input/Output pin-clamp current	I _C	-20	20	mA
Output voltage range (Open-Drain Mode)	V _{OUTOD}	-0.3	V _{DD} + 0.3	V
Storage temperature	T _{stg}	-40	125	°C
Mechanical shock	SH		5k	g

3.4 Operating Conditions

Table 5. Nominal operating conditions

Rating	Symbol	Min	Тур	Max	Unit
Digital supply voltage	V_{DD}	1.71	1.8	1.89	V
Analog supply voltage	V_{DDA}	1.71	1.8	1.89	V
Voltage difference, V _{DD} to V _{DDA}	$V_{DD} - V_{DDA}$	-0.1	_	0.1	V
Voltage difference, V _{SS} to V _{SSA}	V _{SS} - V _{SSA}	-0.1	_	0.1	V
Input voltage high	V _{IH}	0.7 * V _{DD}	_	V _{DD} +0.1	V
Input voltage low	V _{IL}	V _{SS} - 0.3	_	0.3*V _{DD}	V
Operating temperature	T _A	-40	25	85	°C

3.5 Electrostatic Discharge (ESD) and Latch-up Protection Characteristics

Table 6. ESD and latch-up protection characteristics

Rating	Symbol	Value	Unit
Human Body Model (HBM)	V _{HBM}	±2000	V
Machine Model (MM)	V _{MM}	±200	V
Charge Device Model (CDM)	V _{CDM}	±500	V
Latch-up current at 85 °C	I _{LAT}	±100	mA

3.6 **General DC Characteristics**

Table 7. DC characteristics¹

Characteristic	Symbol	Condition(s) ²	Min	Тур	Max	Unit
Output voltage high • Low-drive strength • High-drive strength	V _{OH}	Pin Groups 1 and 3 $I_{LOAD} = -2 \text{ mA}$ $I_{LOAD} = -3 \text{ mA}$	VDD - 0.5	_	_	V
Output voltage low Low-drive strength High-drive strength	V _{OL}	Pin Groups 1 and 3 $I_{LOAD} = 2 \text{ mA}$ $I_{LOAD} = 3 \text{ mA}$	_	_	0.5	V
Output-low current Max total I _{OL} for all ports	I _{OLT}	_	_		24	mA
Output-high current Max total I _{OH} for all ports	Гонт	_	_		24	mA
Input-leakage current	I _{IN}	Pin Group 2 V _{in} = V _{DD} or V _{SS}	_	0.1	1	μΑ
Hi-Z (off-state) leakage current	I _{OZ}	Pin Group 3 input resistors disabled V _{in} = V _{DD} or V _{SS}	_	0.1	1	μΑ
Pullup resistor	R _{PU}	when enabled	17.5		52.5	ΚΩ
Power-on-reset voltage	V _{POR}	_	_	1.50	_	V
Power-on-reset hysteresis	V _{POR-hys}	_	_	100	_	mV
Input-pin capacitance	C _{IN}	_	_	7	_	pF
Output-pin capacitance	C _{OUT}	_	_	7	_	pF

^{1.}All conditions at nominal supply: $V_{DD} = V_{DDA} = 1.8 \text{ V}$. 2.Pin groups are defined in "Pin Groups" on page 13.

3.7 **Supply Current Characteristics**

Table 8. Supply current characteristics¹

Characteristic	Symbol	Condition(s)	Min	Тур	Max	Unit
Supply current in STOP _{NC} mode	I _{DD-SNC}	Internal clocks disabled	_	2	_	μA
Supply current in STOP _{SC} mode	I _{DD-SSC}	Internal clock in slow-speed mode	_	15	_	μΑ
Supply current in RUN mode ²	I _{DD-R}	Internal clock in fast mode	_	3.1	_	mA

All conditions at nominal supply: $V_{DD} = V_{DDA} = 1.8V$. Total current with the analog section active, 16 bits ADC resolution selected, MAC unit used and all peripheral clocks enabled.

3.8 Accelerometer Transducer Mechanical Characteristics

Table 9. Accelerometer characteristics

Characteristic	Symbol	Condition(s)	Min	Тур	Max	Unit
		2 g	±1.8	±2	±2.2	g
Full range	A _{FR}	4 g	±3.6	±4	±4.4	
		8 g	±7.2	±8	±8.8	
		2 g	_	0.061	_	
Sensitivity/resolution	A _{SENS}	4 g	_	0.122	_	mg/LSB
		8 g	_	0.244	_	
7		2 g			+100	
Zero-g level offset accuracy (Pre-board mount)	OFF _{PBM}	4 g	-100			m <i>g</i>
(i to board mount)		8 g				
Nantin anita		2 g	_	±0.25	_	% A _{FR}
Nonlinearity Best-fit straight line	A _{NL}	4 g	_	±0.5	_	
2001 III GII GII GII GII GII GII GII GII GI		8 g	_	±1	_	
Sensitivity change vs.temperature	TC _{SA}	2 g	_	±0.17	_	%/°C
Zero-g level change vs. temperature ¹	TC _{Off}	_	_	±1.9	_	m <i>g</i> /°C
7		2 g				m <i>g</i>
Zero-g Level offset accuracy (Post-board mount)	OFF _{BM}	4 g	-100		+100	
(i oot board mount)		8 g				
Output data bandwidth	BW	_	_	ODR/2	_	Hz
Output mains	Noise	2 g, ODR = 488 Hz	_	100	_	μ <i>g</i> /sqrt(Hz)
Output noise	NOISE	8 <i>g</i> , ODR = 488 Hz	T -	120	_	μ <i>g</i> /sqrt(Hz)
Cross-axis sensitivity	_	_	-5	_	5	%

^{1.} Relative to 25 °C.

3.9 ADC Characteristics

Table 10. ADC characteristics¹

Characteristic	Symbol	Condition(s)	Min	Тур	Max	Unit
Input voltage	V _{AI}	Voltage at AN0 or AN1	0.2	_	1.1	V
Differential input voltage	V _{ADI}	AN1 – AN0	-0.9	_	0.9	V
Full-scale range	V _{FS}	_	_	1.8	_	V
Programmable resolution	R _{ES}	_	10	14	16	Bits
Conversion time @ 14-bits resolution (Three-sample frame)	t _c	_	_	207	_	μs
Integral nonlinearity	INL	Full Scale	_	±15	_	LSB
Differential nonlinearity	DNL	_	_	±2	_	LSB
Input leakage	I _{IA}	_	_	_	±2	μΑ

^{1.} All conditions at nominal supply: $V_{DD} = V_{DDA} = 1.8 \text{ V}$ and $R_{ES} = 14$, unless otherwise noted.


3.10 **ADC Sample Rates**

The MMA9555L pedometer sensor supports the following sample rates:

- 488.28 frames per second (fps)
- 244.14 fps
- 122.07 fps
- 61.04 fps
- 30.52 fps
- 15.26 fps
- 7.63 fps
- 3.81 fps

3.11 **AC Electrical Characteristics**

Tests are conducted using the input levels specified in Table 5 on page 13. Unless otherwise specified, propagation delays are measured from the 50-percent to 50-percent point. Rise and fall times are measured between the 10-percent and 90-percent points, as shown in the following figure.



Note: The midpoint is $V_{IL} + (V_{IH} - V_{IL})/2$.

Figure 6. Input signal measurement references

The subsequent figure shows the definitions of the following signal states:

- · Active state, when a bus or signal is driven and enters a low-impedance state
- Three-stated, when a bus or signal is placed in a high-impedance state
- Data Valid state, when a signal level has reached V_{OL} or V_{OH}
- Data Invalid state, when a signal level is in transition between $V_{\mbox{OL}}$ and $V_{\mbox{OH}}$




Figure 7. Signal states

3.12 **General Timing Control**

Table 11. General timing characteristics¹

Characteristic	Symbol	Condition(s)	Min	Тур	Max	Unit
V _{DD} rise time	T _{rvdd}	10% to 90%	_	_	1	ms
POR release delay ²	T _{POR}	Power-up	0.35		1.5	ms
Warm-up time	T _{WU}	From STOP _{NC}	_	7	_	sample periods
Francisco of an austica	F _{OPH}	Full Speed Clock	_	8	_	MHz
Frequency of operation	F _{OPL}	Slow Clock	_	62.5	_	KHz
Cyptom alcoly poriod	t _{CYCH}	Full Speed Clock	_	125	_	ns
System clock period	t _{CYCL}	Slow Clock	_	16	_	μS
Full/Slow clock ratio	_	_	_	128	_	
Oscillator frequency absolute accuracy @ 25 °C	_	Full Speed Clock	-5	_	+5	%
Oscillator frequency variation over temperature (-40 °C to 85 °C vs. ambient)	_	Slow Clock	-6	_	+6	%
Minimum RESET assertion duration	t _{RA}	_	4T ³	_	_	_

- All conditions at nominal supply: $V_{DD} = V_{DDA} = 1.8 \text{ V}$ This is the time measured from $V_{DD} = V_{POR}$ until the internal reset signal is released. In the formulas, T = 1 system clock cycle. In full speed mode, T is nominally 125 ns. In slow speed mode, T is nominally 16 μ s.

I²C Timing 3.13

This device includes a slave I²C module that can be used to control the sensor and can be active 100 percent of the time. It also includes a master/slave I²C module that should be used only during CPU run mode (Φ_D).




Figure 8. I²C standard and fast-mode timing

Slave I²C 3.13.1

Table 12. I²C Speed Ranges

Mode	Max Baud Rate (f _{SCL})	Min Bit Time	Min SCL Low (t _{LOW})	Min SCL High (t _{HIGH})	Min Data setup Time (t _{SU; DAT})	Min/Max Data Hold Time (t _{HD; DAT})
Standard	100 KHz	10 μs	4.7 μs	4 μs	250 ns	0 μs/3.45 μs ¹
Fast	400 KHz	2.5 μs	1.3 μs	0.6 μs	100 ns	0 μs/0.9 μs ⁽¹⁾
Fast +	1 MHz	1 μs	500 ns	260 ns	50 ns	0 μs/0.45 μs ⁽¹⁾
High-speed supported	2.0 MHz	0.5 μs	200 ns	200 ns	10 ns ⁽²⁾	0 ns/70 ns (100 pf) ²

The maximum $t_{\text{HD; DAT}}$ must be at least a transmission time less than $t_{\text{VD:DAT}}$ or $t_{\text{VD;ACK}}$. For details, see the l^2C standard. Timing met with IFE = 0, DS = 1, and SE = 1. See the "Port Controls" chapter in the MMA955xL Three-Axis Accelerometer Reference Manual

Master I²C Timing 3.13.2

The master I²C module should only be used when the system clock is running at full rate. The master I²C should not be used across frames when a portion of the time is spent in low speed mode.

Table 13. Master I²C timing

Characteristic	Symbol		rd Mode	Fast Mode		Unit
Characteristic	Syllibol	Min	Max	Min	Max	Onit
SCL clock frequency	f _{SCL}	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t _{HD; STA}	4.0	_	0.6	_	μS
LOW period of the SCL clock	t _{LOW}	4.7	_	1.3	_	μS
HIGH period of the SCL clock	t _{HIGH}	4.0	_	0.6	_	μS
Setup time for a repeated START condition	t _{SU; STA}	4.7	_	0.6	_	μS
Data hold time for I ² C-bus devices	t _{HD; DAT}	01	3.45 ²	0 ⁽¹⁾	0.9 ⁽²⁾	μS
Data setup time	t _{SU; DAT}	250 ³	_	100 ^{(3) 4}	_	ns
Setup time for STOP condition	t _{SU; STO}	4.0	_	0.6	_	μs
Bus-free time between STOP and START condition	t _{BUF}	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t _{SP}	N/A	N/A	0	50	ns

The master mode I²C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, a negative hold time can result, depending on the edge rates of the SDA and SCL lines.

3.14 **Slave SPI Timing**


The following table describes the timing requirements for the SPI system. The "#" column refers to the numbered time period in Figure 9.

Table 14. Slave SPI timing

#	Function	Symbol	Min	Max	Unit
_	Operating frequency	f _{op}	0	F _{OPH} /4	Hz
1	SCLK period	t _{SCLK}	4	_	t _{CYCH}
2	Enable lead time	t _{Lead}	0.5	_	t _{CYCH}
3	Enable lag time	t _{Lag}	0.5	_	t _{CYCH}
4	Clock (SCLK) high or low time	t _{WSCLK}	200	_	ns
5	Data-setup time (inputs)	t _{SU}	15	_	ns
6	Data-hold time (inputs)	t _{HI}	25	_	ns
7	Access time	t _a	_	25	ns
8	SDO-disable time	t _{dis}	_	25	ns
9	Data valid (after SCLK edge)	t _v	_	25	ns
10	Data-hold time (outputs)	t _{HO}	0	_	ns
11	Rise time Input Output	t _{RI} t _{RO}		25 25	ns ns
12	Fall time Input Output	t _{FI} t _{FO}		25 25	ns ns

The maximum $t_{\text{HD; DAT}}$ must be met only if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.

Setup time in slave-transmitter mode is one IPBus clock period, if the TX FIFO is empty. A fast-mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement $t_{SU; DAT} \ge 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $tr_{max} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the Standard-mode I^2C bus specification) before the SCL line is released.



NOTE:

1. Not defined but normally MSB of character just received.

Figure 9. SPI slave timing

3.15 Flash Parameters

The MMA9555L pedometer sensor has 16 KB of internal flash memory. There are ROM functions that allow reading of that memory. Chip supply voltage of 1.8 V is sufficient for the flash programming voltage.

The lower portion of the flash memory is occupied by Freescale factory firmware and is protected so that a user cannot erase it.

The size of the available flash memory varies between the different devices in the MMA955xL product family, as shown in Figure 10.




Figure 10. Flash memory map for devices in the MMA955xL family

Package Information

The MMA9555L, as a member of the MMA955xL family, uses a 16-lead LGA package, case number 2094. Use the following link for the latest diagram of the package: www.freescale.com/files/shared/doc/package_info/98ASA00287D.pdf

4.1 Footprint and pattern information




Figure 11. Package bottom view




Figure 12. Package overlaid on PCB footprint diagram (top view)






Figure 13. Recommended PCB footprint

4.2 Marking



4.3 Tape and reel information



Ao	3.30 +/- 0.1
Во	3.30 +/- 0.1
Ko	1.10 +/- 0.1
F	5.50 +/- 0.05
P 1	8.00 +/- 0.1
W	12.00 +/- 0.3

- Measured from centerline of sprocket hole to centerline of pocket.
- (11) Cumulative tolerance of 10 sprocket holes is \pm 0.20 .
- (III)Measured from centerline of sprocket hole to centerline of pocket. Other material available.
- (IV)
- Typical SR value Max 10⁹ OHM/SQ (V)
- ALL DIMENSIONS IN MILLIMETERS UNLESS OTHERWISE STATED.

Figure 14. Tape dimensions

The devices are oriented on the tape as shown in Figure 15. The dot marked on each device indicates pin 1.




Figure 15. Tape and reel orientation

5 Revision History

Revision number	Revision date	Description of changes
1.0	07/2014	Initial release of document.

How to Reach Us:

Home Page: freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/salestermsandconditions.

Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorlQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorlQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2014 Freescale Semiconductor, Inc.

Document Number: MMA9555L

Rev. 1.0, 7/2014

