## GENERAL DESCRIPTION

The MSM9802/03/05 is a PCM voice synthesis IC with built-in mask ROM.
This IC has two user selectable playback algorithms, OKI Non-linear PCM and straight PCM. It also contains a current mode 10-bit $\mathrm{D} / \mathrm{A}$ converter and a low-pass filter.
External control has been made easy by the built-in edit ROM that can form sentences by linking phrases. By using Oki's Sound Analysis and Editing Tool, ROM data such as Phrase Control Table can be easily set, created, edited, and evaluated.
With the stand-alone mode/microcontroller interface mode switching pin, the MSM9802/03/05 can support various applications.

## FEATURES

| Device | ROM size* | Speech period (sec) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $f_{\text {SAM }}=4.0 \mathrm{kHz}$ | $\mathrm{f}_{\text {SAM }}=6.4 \mathrm{kHz}$ | $\mathrm{f}_{\text {SAM }}=8.0 \mathrm{kHz}$ | $\mathrm{f}_{\text {SAM }}=16.0 \mathrm{kHz}$ |
| MSM9802 | 512Kbits | 16.0 | 10.0 | 8.0 | 4.0 |
| MSM9803 | 1Mbit | 32.4 | 20.2 | 16.2 | 8.1 |
| MSM9805 | 2Mbits | 65.1 | 40.7 | 32.5 | 16.2 |

* Actual voice ROM area is smaller by 11 Kbits.
- ROM custom
- 8-bit OKI nonlinear PCM method/8-bit straight PCM method
- Built-in edit ROM
- Random playback function
- Sampling frequency
- Maximum number of phrases : 63 (Microcontroller interface mode) 56 (Stand-alone mode)
- Built-in current mode 10 -bit D/A converter
- Built-in low-pass filter
- Standby function
- RC oscillation ( 256 kHz )/ceramic oscillation ( 4.096 MHz ) selectable
- Package options:

| 18-pin plastic DIP | (DIP18-P-300-2.54) | (Product name:MSM9802-xxxRS/MSM9803-xxxRS/ <br> MSM9805-xxxRS) |
| :---: | :--- | :--- |
| 24-pin plastic SOP | (SOP24-P-430-1.27-K) | (Product name:MSM9802-xxxGS-K/MSM9803-xxxGS-K/ <br>  <br> MSM9805-xxxGS-K) |
| 30-pin plastic SSOP | (SSOP30-P-56-0.65-K) | (Product name:MSM9802-xxxGS-AK/MSM9803-xxxGS- <br> AK/MSM9805-xxxGS-AK) |
|  |  | xxx indicates code number. |

## Chip

Note: This data sheet explains a stand-alone mode and a microcontroller interface mode, separately.

## CONTENTS

(1) STAND-ALONE MODE BLOCK DIAGRAM .....  3
PIN CONFIGURATION .....  4
PIN DESCRIPTIONS .....  6
ABSOLUTE MAXIMUM RATINGS .....  8
RECOMMENDED OPERATING CONDITIONS ..... 8
ELECTRICAL CHARACTERISTICS .....  9
TIMING DIAGRAMS ..... 12
FUNCTIONAL DESCRIPTION ..... 14
Playback Code Specification ..... 14
Pull-up/Pull-down Resistor ..... 14
Stand-alone Mode ..... 14
APPLICATION CIRCUITS ..... 19
(2) MICROCONTROLLER INTERFACE MODE BLOCK DIAGRAM ..... 21
PIN CONFIGURATION ..... 22
PIN DESCRIPTIONS ..... 24
ABSOLUTE MAXIMUM RATINGS ..... 25
RECOMMENDED OPERATING CONDITIONS ..... 25
ELECTRICAL CHARACTERISTICS ..... 26
TIMING DIAGRAMS ..... 29
FUNCTIONAL DESCRIPTION ..... 31

1. Playback Code Specification ..... 31
2. Address Data ..... 31
3. Stop Code ..... 32
4. Generating Pseudo - BUSY Signal through NAR pin ..... 33
APPLICATION CIRCUIT ..... 34
(3) COMMON
Sampling Frequency ..... 35
Recording/Playback Time ..... 35
Playback Method ..... 36
Phrase Control Table ..... 37
CR Oscillation ..... 39
Determining CR Contents ..... 40
Ceramic Oscillation ..... 40
Low-pass Filter ..... 42
Standby Transition ..... 43
Voice Output Unit Equivalent Circuit (AOUT, VREF Pins) ..... 44
D/A CONVERTER CURRENT CHARACTERISTICS ..... 45
PAD CONFIGURATION ..... 46
PACKAGE DIMENSIONS ..... 49
(1) STAND-ALONE MODE (CPU/STD: "L" LEVEL)

## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



Note: Applicable to MSM9802-xxxRS, MSM9803-xxxRS, and MSM9805-xxxRS.


24-Pin Plastic SOP
Note: Applicable to MSM9802-xxxGS-K, MSM9803-xxxGS-K, and MSM9805-xxxGS-K.

| $\mathrm{V}_{\mathrm{DD}} 1$ | (1) | AOUT |
| :---: | :---: | :---: |
| OSC1 2 |  | $V_{\text {REF }}$ |
| OSC2 3 |  | GND |
| NC 4 |  | NC |
| NC 5 |  | NC |
| OSC3/TEST 6 |  | BUSY |
| NC 7 |  | NC |
| CPU/STD 8 |  | XT/ $\overline{C R}$ |
| NC 9 |  | NC |
| $\overline{\mathrm{RND}} 10$ |  | RESET |
| NC 11 |  | NC |
| NC 12 |  | NC |
| SW0 13 |  | A2 |
| SW1 14 |  | A1 |
| SW2 15 |  | A0 |
|  | NC: No connection |  |
|  | 30-Pin Plastic SSOP |  |

Note: Applicable to MSM9802-xxxGS-AK, MSM9803-xxxGS-AK, and MSM9805-xxxGS-AK.

## PIN DESCRIPTIONS

| Pin |  |  | Symbol | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIP | SOP | SSOP |  |  |  |
| 4 | 17 | 21 | RESET | 1 | The IC enters the standby state if this pin is set to "L" level. At this time, oscillation stops and AOUT drives a current of 0 mA and becomes GND level, then the IC returns to the initial state. <br> Apply a "L" pulse upon power-on. <br> This pin has an internal pull-up resistor. |
| 6 | 20 | 25 | $\overline{\text { BUSY }}$ | 0 | Outputs " $L$ " level while voice is being played back. At power-on, this pin is at " H " level. |
| 5 | 18 | 23 | $X T / \overline{C R}$ | 1 | XT/RC switching pin. Set to "H" level if ceramic oscillation is used. <br> Set to " $L$ " level if RC oscillation is used. |
| 14 | 7 | 8 | CPU/\TD | 1 | Microcontroller interface/stand-alone mode switching pin. <br> Set to "L" level if the MSM9802/03/05 is used in stand-alone mode. |
| 8 | 23 | 29 | $V_{\text {REF }}$ | 1 | Volume setting pin. If this pin is set to GND level, the maximum current is forced in. If this pin is set to $\mathrm{V}_{\mathrm{DD}}$ level, the minimum current is forced in. A pull-down resistor of approx. $10 \Omega$ is internally connected to this pin during operation. |
| 9 | 24 | 30 | AOUT | 0 | Voice output pin. <br> The voice signals are output as current changes. In standby state, this pin drives a current of 0 mA and becomes GND level. |
| 7 | 22 | 28 | GND | - | Ground pin. |
| 10 | 1 | 1 | $V_{\text {DD }}$ | - | Power supply pin. Insert a bypass capacitor of $0.1 \mu \mathrm{~F}$ or more between $\mathrm{V}_{\mathrm{DD}}$ and GND pins. |
| 11 | 2 | 2 | OSC1 | 1 | Ceramic oscillator connection pin when ceramic oscillation is selected. RC connection pin when RC oscillation is selected. Input from this pin if external clock is used. |
| 12 | 3 | 3 | OSC2 | 0 | Ceramic oscillator connection pin when ceramic oscillation is selected. <br> $R C$ connection pin when $R C$ oscillation is selected. <br> Leave this pin open if external clock is used. <br> Outputs " $L$ " level in standby state. |
| 13 | 5 | 6 | OSC3/TEST | 0 | Leave this pin open when ceramic oscillation is used. RC connection pin when RC oscillation is selected. Outputs " H " level in standby state when RC oscillation is selected. |
| 15 | 8 | 10 | $\overline{\text { RND }}$ | 1 | Random playback starts if $\overline{\mathrm{RND}}$ pin is set to "L" level. <br> Fetches addresses from random address generation circuit in the IC at fall of RND. Set to "H" level when the random playback function is not used. This pin has internal pull-up resistor. |


| Pin |  | Symbol | Type | Description |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| DIP | SOP |  |  |  | Phrase input pins corresponding to playback sound. If input <br> changes, SW0 to SW2 pins fetch addresses after 16 ms and start <br> voice synthesis. <br> Each of these pins has internal pull-down resistor. |
| $16-18$ | $10-12$ | $13-15$ | SW0-SW2 | I |  |
| $1-3$ | $13-15$ | $16-18$ | A0-A2 | I | Phrase input pins corresponding to playback sound. <br> Input logic of A0 pin becomes invalid if the random playback <br> function is used. |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +7.0 | V |
|  |  |  | V |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ |  | - | -55 to +150 |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | ${ }^{\circ} \mathrm{C}$ |  |  |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $V_{D D}$ | - | 2.0 to 5.5 |  |  | V |
| Operating Temperature | $\mathrm{T}_{\text {op }}$ | - | -40 to +85 |  |  | ${ }^{\circ} \mathrm{C}$ |
| Master Clock Frequency 1 | $\mathrm{f}_{\text {osc1 }}$ | When crystal is selected | Min. | Typ. | Max. | MHz |
|  |  |  | 3.5 | 4.096 | 4.5 |  |
| Master Clock Frequency 2 | $\mathrm{f}_{\text {OSC2 }}$ | When $R C$ is selected (*1) | 200 | 256 | 300 | kHz |

*1 The accuracy of the oscillation frequency when RC oscillation is selected depends largely on the accuracy of the external $R$ and $C$.

## ELECTRICAL CHARACTERISTICS

## DC Characteristics (1)

| $\left(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-40\right.$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| "H" Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | 4.2 | - | - | V |
| "L" Input Voltage | $\mathrm{V}_{\text {IL }}$ | - | - | - | 0.8 | V |
| "H" Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 4.6 | - | - | V |
| "L" Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | - | - | 0.4 | V |
| "H" Input Current 1 | $\mathrm{I}_{1+1}$ | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 10 | $\mu \mathrm{A}$ |
| "H" Input Current $2 \quad$ *1 | $\mathrm{I}_{\mathrm{H} 2}$ | Internal pull-down resistor | 30 | 90 | 200 | $\mu \mathrm{A}$ |
| "H" Input Current 3 | $\mathrm{I}_{1+3}$ | Applies to OSC1 pin only. $V_{I H}=V_{D D}$ | - | - | 15 | $\mu \mathrm{A}$ |
| "L" Input Current 1 | $\mathrm{I}_{\text {L1 }}$ | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ | -10 | - | - | $\mu \mathrm{A}$ |
| "L" Input Current 2 *2 | $\mathrm{I}_{\text {LL2 }}$ | Internal pull-up resistor | -200 | -90 | -30 | $\mu \mathrm{A}$ |
| Dynamic Supply Current 1 *3 | $\mathrm{I}_{\mathrm{DD} 1}$ | $V_{\text {REF }}=V_{D D},$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | - | 0.4 | 1 | mA |
| Dynamic Supply Current 2 $* 4$ | $\mathrm{I}_{\mathrm{DD} 2}$ | At maximum output current $\begin{gathered} V_{\text {REF }}=\mathrm{GND}, \text { AOUT bias } \\ \text { voltage }=0 \mathrm{~V} \end{gathered}$ | - | - | 16 | mA |
| andby Current |  | $\mathrm{Ta}=-40$ to $+70^{\circ} \mathrm{C}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Standby Current | dS | $\mathrm{Ta}=70$ to $85^{\circ} \mathrm{C}$ | - | - | 50 | $\mu \mathrm{A}$ |
| AOUT Output Current | $\mathrm{I}_{\text {AOUT }}$ | At maximum output current, $V_{\text {REF }}=G N D,$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | 6 | 9.5 | 15 | mA |
| $\mathrm{V}_{\text {REF }}$ Pin Pull-down Resistance | $\mathrm{R}_{\text {VREF }}$ | - | 7 | 10 | 13 | k $\Omega$ |

*1 Applicable to SW0-SW2
*2 Applicable to RESET, $\overline{\text { RND }}$
*3 Dynamic supply current (excluding DAC output current)
*4 Dynamic supply current at maximum output current

## DC Characteristics (2)

$\left(\mathrm{V}_{\mathrm{DD}}=3.1 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-40\right.$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified $)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "H" Input Voltage | $\mathrm{V}_{\text {IH }}$ | - | 2.7 | - | - | V |
| "L" Input Voltage | $\mathrm{V}_{\text {IL }}$ | - | - | - | 0.5 | V |
| "H" Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.6 | - | - | V |
| "L" Output Voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | - | - | 0.4 | V |
| "H" Input Current 1 | $\mathrm{I}_{1+1}$ | $\mathrm{V}_{I H}=\mathrm{V}_{\text {DD }}$ | - | - | 10 | $\mu \mathrm{A}$ |
| "H" Input Current $2 \quad$ *1 | $\mathrm{I}_{\mathrm{H} 2}$ | Internal pull-down resistor | 10 | 30 | 100 | $\mu \mathrm{A}$ |
| "H" Input Current 3 | $I_{1+3}$ | Applies to OSC1 pin only. $V_{I H}=V_{D D}$ | - | - | 15 | $\mu \mathrm{A}$ |
| "L" Input Current 1 | $\mathrm{I}_{\text {L1 }}$ | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ | -10 | - | - | $\mu \mathrm{A}$ |
| "L" Input Current 2 *2 | $\mathrm{I}_{\text {LL2 }}$ | Internal pull-up resistor | -100 | -30 | -10 | $\mu \mathrm{A}$ |
| Dynamic Supply Current 1 *3 | $\mathrm{I}_{\mathrm{DD} 1}$ | $V_{\text {REF }}=V_{D D},$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | - | 0.15 | 0.5 | mA |
| Dynamic Supply Current 2 | $\mathrm{I}_{\mathrm{DD} 2}$ | At maximum output current $V_{\text {REF }}=G N D,$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | - | - | 5.5 | mA |
| Standby Current | $\mathrm{I}_{\text {DS }}$ | $\mathrm{Ta}=-40$ to $+70^{\circ} \mathrm{C}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Ta}=70$ to $85^{\circ} \mathrm{C}$ | - | - | 20 | $\mu \mathrm{A}$ |
| AOUT Output Current | $I_{\text {Aout }}$ | At maximum output current, $V_{\text {REF }}=G N D,$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | 1.4 | 3.2 | 5 | mA |
| $V_{\text {REF }}$ Pin Pull-down Resistance | $\mathrm{R}_{\text {VREF }}$ | - | 7 | 10 | 13 | $\mathrm{k} \Omega$ |

*1 Applicable to SW2-SW0
*2 Applicable to RESET, $\overline{\text { RND }}$
*3 Dynamic supply current (excluding DAC output current)
*4 Dynamic supply current at maximum output current

## AC Characteristics

| $\left(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit |
| Master Clock Duty Cycle | $\mathrm{f}_{\text {duty }}$ | - |  | 40 | 50 | 60 | \% |
| $\overline{\text { RESET }}$ Input Pulse Width | $\mathrm{t}_{\text {w }}^{\text {RST }}$ ) | - |  | 10 | - | - | $\mu \mathrm{s}$ |
| $\overline{\text { RESET Input Time After }}$ Power-on | $\mathrm{t}_{\mathrm{D}(\text { (RST) }}$ | - |  | 0 | - | - | $\mu \mathrm{s}$ |
| $\overline{\mathrm{RND}}$ Input Pulse Width | $\mathrm{t}_{\text {( } \overline{\text { RAN }}}$ | - |  | 100 | - | - | $\mu \mathrm{s}$ |
| SW0-SW2 Input Pulse Width | $\mathrm{t}_{\mathrm{w} \text { (SW) }}$ | - | (note) | 16 | - | - | ms |
| $\overline{\text { BUSY Output Time }}$ | $t_{\text {SBS }}$ | - |  | - | - | 10 | $\mu \mathrm{s}$ |
| Chattering Prevention Time 1 | $\mathrm{t}_{\text {cha }}$ |  | (note) | 14 | 15 | 16 | ms |
| Chattering Prevention Time 2 | $\mathrm{t}_{\text {CHB }}$ | - | (note) | - | - | 16 | ms |
| D/A Converter Change Time | $\mathrm{t}_{\text {DAR }}, \mathrm{t}_{\text {DAF }}$ | - | (note) | 60 | 64 | 68 | ms |
| Standby Transition Time | $\mathrm{t}_{\text {STB }}$ | - | (note) | 200 | 250 | 300 | ms |
| Silence Time Between Phrases | $\mathrm{t}_{\text {BLN }}$ | $\mathrm{f}_{\text {SAM }}=8 \mathrm{kHz}$ | (note) | 350 | 375 | 500 | $\mu \mathrm{s}$ |
| Random Address Fetch Time | $t_{\text {RA }}$ | - | (note) | 15 | 16 | 17 | $\mu \mathrm{s}$ |

(Note) Proportional to master the periods of oscillation frequencies $f_{\mathrm{osc} 1}$ and $f_{\mathrm{OSC} 2}$. The rated values show values when the standard master oscillation frequency is used.

## TIMING DIAGRAMS

## AC Characteristics at Power-On



AC Characteristics in Standby Status and when the IC is Activated


## Repeated Playback Timing



Timing when Changing from SW2 to SW0 During Playback


## Repeated Playback Timing for Random Playback



Timing when Changing from A2 to A0 During Playback


## FUNCTIONAL DESCRIPTION

## Playback Code Specification

The user can specify a maximum of 56 phrases. Table 1.1 shows the settings by the A2-A0 and SW2-SW0 pins.
Table 1.1 User-specified Phrases

| A2-A0 | SW2-SW0 | Code Details |
| :---: | :---: | :---: |
| 000 | 000 | Inhibit code |
|  | 001 | User-specified phrase |
| $\vdots$ | $\vdots$ | $(56$ phrases $)$ |

## Pull-up/Pull-down Resistor

The $\overline{\text { RESET }}$ and $\overline{\text { RND }}$ pins have internal pull-up resistors and the SW2-SW0 pins have internal pull-down resistors.

## Stand-alone Mode

In a stand-alone mode, the SW input interface function and the random playback function can be used.

SW input interface
With the SW input interface, speech synthesis starts when the state of the SW2-SW0 pins has changed. To prevent chattering, the address data is latched $16 \mathrm{~ms}\left(\mathrm{t}_{\mathrm{CHA}}\right)$ after the state of SW2-SW0 has changed. Voice synthesis does not start if the state of the A2-A0 pins has changed. Set the $\overline{\mathrm{RND}}$ pin to "H" level if the random playback function is not used.

Set the A2-A0 pins to "L" level at power-on or at reset.
The SW input interface is effective when the MSM9802/03/05 is operated using a push-button switch. Voice synthesis starts when an address is changed by pressing the push-button switch. If the push-button switch is released during playback, then playback stops after the current phrase is completed.


Figure 3.1 SW Input Interface Single-Phrase Playback Timing

If playback is attempted at an unused address in the phrases, AOUT goes to $1 / 2 \mathrm{I}_{\text {AOUT }}$ and playback does not occur. Figure 3.2 shows the timing.


Figure 3.2 Timing when Playback is Attempted at an Unused Phrase Address

In the SW input interface, no phrase is triggered when SW2 to SW0 are all set to "0". Therefore, when the circuit consists of a diode matrices that use push-button switches, the maximum playback phrases are 56 phrases.


Random playback function
The random playback function randomly generates 15 different addresses corresponding to the four bits of the addresses of A0 and SW2-SW0 (except ALL "L") on the IC, after which playback commences.

Therefore, any input to A0 and SW2 to SW0 pins from external control is invalid. Hold these 4 pins either "H" or "L" level. SW2 to SW0 pins may be held open as they have internal pull-down resistor.

Playback may not occur if all the 15 addresses have not been assigned a phrase. Care must be taken when creating ROM data.

For example, when four phrases, "sunny", "rainy", "cloudy", and "snowy", are to be played randomly, set the phrases as shown in Table 3.1 in which a phrase is assigned to all the 15 addresses. The four phrases are then played back at random as shown below.

Table 3.1 Random Address Setup Example

| A2, A1 | A0, SW2-SW0 | Phrase |
| :---: | :---: | :---: |
| 00 | 0001 | sunny |
|  | 0010 | rainy |
|  | 0011 | cloudy |
|  | 0100 | snowy |
|  | 0101 | sunny |
|  |  |  |

Random playback starts when the timing shown in Figure 3.3 is input to the $\overline{\mathrm{RND}}$ pin. A random address is fixed based on the "H" level time of the $\overline{\mathrm{RND}}$ pin during IC oscillation. Random address is captured at the fall of the $\overline{\mathrm{RND}}$ pin, and voice playback commences. Therefore, when power is turned on, or when $\overline{\mathrm{RESET}}$ is input, the phrase at fixed address " 0001 " is played while the random counter remains initialized until random playback is initiated.


Figure 3.3 Random Address Capture

Table 3.2 Random Playback Address

| A2, A1 | A0, SW2 to SW0 | Phrase (Sample) |
| :---: | :---: | :---: |
| 00 | 0001 | Hit |
|  | 0010 | Hit |
|  | 0011 | Hit |
|  | 0100 | Out |
|  | 1 | Out |
| 01 | 1111 | Hit |
|  | 0001 | Out |
|  | 0010 | Out |
|  | 0011 | Out |
|  | 0100 | Out |
| 10 | 1111 | White |
|  | 0001 | Black |
|  | 0010 | Red |
|  | 0011 | Blue |
|  | 0100 | Green |
| 11 | 1111 |  |

For a random address, 15 phrases can be set for each logical condition of addresses A2 and A1 (i.e., " 00 ", " 01 ", " 10 ", and " 11 ").

In random playback, the four logic states (" 000000 ", " 010000 ", " 100000 " and " 110000 ") in user-specified phrases cannot be used. Take it into consideration when creating ROM data.

A random address is set by the " H " level time of the $\overline{\mathrm{RND}}$ pin, so if the same pulse width is input by microcontroller, the random address fixed time becomes constant, and a random phrase may not be played under these conditions. The random address fixed time must be inconsistent in order to produce random playback.


Figure 3.4 Timing when a Pulse is Input to the $\overline{\mathrm{RND}}$ Pin During Random Playback

Table 3.3 Random Playback and Stop Address

| A2, A1 | A0, SW2-SW0 * | Code Details |
| :---: | :---: | :---: |
| 00 | 0001 | Random playback address <br> $(15$ addresses $)$ |
| 01 | 1111 | Stop address |

* Address(es) corresponding to the A0 and SW2-SW0 pins


Figure 3.5 Circuit Example for Random Playback Stop

An unused user-specified address is used as a stop address, therefore the IC can enter standby without voice playback, as shown in Figure 3.2.

## APPLICATION CIRCUITS



|  |  | A2 | A1 | A0 | SW2 | SW1 | SW0 | Address [HEX] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S 4 = "L" | S 1 | 0 | 0 | 0 | 0 | 0 | 1 | 01 |
|  | S 2 | 0 | 0 | 0 | 0 | 1 | 0 | 02 |
|  | S 3 | 0 | 0 | 0 | 1 | 0 | 0 | 04 |
| $\mathrm{~S} 4=$ "H" | S 1 | 0 | 0 | 1 | 0 | 0 | 1 | 09 |
|  | S 2 | 0 | 0 | 1 | 0 | 1 | 0 | 0 A |
|  | S 3 | 0 | 0 | 1 | 1 | 0 | 0 | 0 C |

Application Circuit for Playing Six Phrases Using Four Switches


Application Circuit Using Switches
(2) MICROCONTROLLER INTERFACE MODE (CPU/STD: "H" LEVEL)

## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



18-Pin Plastic DIP
Note: Applicable to MSM9802-xxxRS, MSM9803-xxxRS, and MSM9805-xxxRS.


## 24-Pin Plastic SOP

Note: Applicable to MSM9802-xxxGS-K, MSM9803-xxxGS-K, and MSM9805-xxxGS-K.


## 30-Pin Plastic SSOP

Note: Applicable to MSM9802-xxxGS-AK, MSM9803-xxxGS-AK, and MSM9805-xxxGS-AK.

## PIN DESCRIPTIONS

| Pin |  |  | Symbol | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIP | SOP | SSOP |  |  |  |
| 4 | 17 | 21 | $\overline{\text { RESET }}$ | 1 | The IC enters the standby state if this pin is set to " L " level. At this time, oscillation stops and AOUT drives a current of 0 mA and becomes GND level, then the IC returns to the initial state. <br> Apply a " $L$ " pulse upon power-on. <br> This pin has an internal pull-up resistor. |
| 6 | 20 | 25 | NAR | 0 | Signal output pin that indicates whether the 6-bit LATCH (see Block Diagram) is idle. NAR at "H" level indicates that the LATCH is empty and $\overline{\text { ST }}$ input is enabled. |
| 5 | 18 | 23 | XT/ $\overline{\mathrm{CR}}$ | 1 | $\mathrm{XT} / \mathrm{CR}$ switching pin. Set to " H " level if ceramic oscillation is used. Set to "L" level if CR oscillation is used. |
| 14 | 7 | 8 | CPU/\TD | 1 | Microcontroller interface/stand-alone mode switching pin. Set to "H" level if the MSM9802/03/05 is used in microcontroller interface mode. |
| 8 | 23 | 29 | $V_{\text {REF }}$ | 1 | Volume setting pin. If this pin is set to GND level, the maximum current is forced in, and if set to $\mathrm{V}_{\mathrm{DD}}$ level, the minimum current is forced in. An approx. $10 \mathrm{k} \Omega$ pull-down resistor is internally connected to this pin during operation. |
| 9 | 24 | 30 | AOUT | 0 | Voice output pin. <br> The voice signals are output as current changes. In standby state, this pin drives a current of 0 mA and becomes GND level. |
| 7 | 22 | 28 | GND | - | Ground pin. |
| 10 | 1 | 1 | $V_{D D}$ | - | Power supply pin. Insert a bypass capacitor of $0.1 \mu \mathrm{~F}$ or more between this pin and the GND pin. |
| 11 | 2 | 2 | OSC1 | 1 | Ceramic oscillator connection pin when ceramic oscillation is selected. CR connection pin when CR oscillation is selected. Input from this pin if external clock is used. |
| 12 | 3 | 3 | OSC2 | 0 | Ceramic oscillator connection pin when ceramic oscillation is selected. <br> CR connection pin when $C R$ oscillation is selected. <br> Leave this pin open if external clock is used. <br> Outputs " $L$ " level in standby state. |
| 13 | 5 | 6 | OSC3/TEST | 0 | Leave this pin open when ceramic oscillation is used. CR connection pin when CR oscillation is selected. Outputs "H" level in standby state when CR oscillation is selected. |
| 15 | 8 | 10 | $\overline{\text { ST }}$ | 1 | Voice synthesis starts at fall of $\overline{\mathrm{ST}}$, and addresses 10 to 15 are fetched at rise of $\overline{S T}$. Input $\overline{S T}$ when NAR, the status signal, is at " H " level. <br> This pin has internal pull-up resistor. |
| $\begin{gathered} 16-18 \\ 1-3 \end{gathered}$ | 10-15 | 13-18 | 10-15 | 1 | Phrase input pins corresponding to playback sound. |

## ABSOLUTE MAXIMUM RATINGS

|  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Rating | Unit |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ |  | - | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | V |  |  |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $V_{D D}$ | - | 2.0 to 5.5 |  |  | V |
| Operating Temperature | $\mathrm{T}_{\text {op }}$ | - | -40 to +85 |  |  | ${ }^{\circ} \mathrm{C}$ |
| Original Oscillation Frequency 1 | $\mathrm{f}_{\text {osc } 1}$ | When crystal is selected | Min. | Typ. | Max. | MHz |
|  |  |  | 3.5 | 4.096 | 4.5 |  |
| Original Oscillation Frequency 2 | $\mathrm{f}_{\text {OSC2 }}$ | When CR is selected (*1) | 200 | 256 | 300 | kHz |

*1 The accuracy of the oscillation frequency when CR oscillation is selected depends largely on the accuracy of the external $R$ and $C$.

## ELECTRICAL CHARACTERISTICS

## DC Characteristics (1)

| $\left(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-40\right.$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| "H" Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | 4.2 | - | - | V |
| "L" Input Voltage | $\mathrm{V}_{\text {IL }}$ | - | - | - | 0.8 | V |
| "H" Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 4.6 | - | - | V |
| "L" Output Voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | - | - | 0.4 | V |
| "H" Input Current 1 | $\mathrm{I}_{\mathrm{H} 1}$ | $\mathrm{V}_{1 H}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 10 | $\mu \mathrm{A}$ |
| "H" Input Current 2 | $\mathrm{I}_{\mathrm{H} 2}$ | Applies to OSC1 pin only. $V_{I H}=V_{D D}$ | - | - | 15 | $\mu \mathrm{A}$ |
| "L" Input Current 1 | $\mathrm{I}_{\text {L1 }}$ | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ | -10 | - | - | $\mu \mathrm{A}$ |
| "L" Input Current 2 *1 | $\mathrm{I}_{\text {LL2 }}$ | Internal pull-up resistor | -200 | -90 | -30 | $\mu \mathrm{A}$ |
| Dynamic Supply Current 1 *2 | $\mathrm{I}_{\mathrm{DD} 1}$ | $V_{\text {REF }}=V_{D D},$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | - | 0.4 | 1 | mA |
| Dynamic Supply Current 2 $* 3$ | $\mathrm{I}_{\mathrm{D} 2}$ | At maximum output current $\mathrm{V}_{\mathrm{REF}}=\mathrm{GND},$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | - | - | 16 | mA |
| Standby Current | $\mathrm{I}_{\text {S }}$ | $\mathrm{Ta}=-40$ to $+70^{\circ} \mathrm{C}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Ta}=70$ to $85^{\circ} \mathrm{C}$ | - | - | 50 | $\mu \mathrm{A}$ |
| AOUT Output Current | $I_{\text {AOUT }}$ | At maximum output current, $\mathrm{V}_{\text {REF }}=\mathrm{GND},$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | 6 | 9.5 | 15 | mA |
| $\mathrm{V}_{\text {REF }}$ Pin Pull-down Resistance | $\mathrm{R}_{\text {VREF }}$ | - | 7 | 10 | 13 | k $\Omega$ |

*1 Applicable to $\overline{\text { RESET, }} \overline{\text { ST }}$
*2 Dynamic supply current (excluding DAC output current)
*3 Dynamic supply current at maximum output current

## DC Characteristics (2)

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "H" Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | - | 2.7 | - | - | V |
| "L" Input Voltage | $\mathrm{V}_{\text {IL }}$ | - | - | - | 0.5 | V |
| "H" Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.6 | - | - | V |
| "L" Output Voltage | $\mathrm{V}_{\text {OL }}$ | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | - | - | 0.4 | V |
| "H" Input Current 1 | $\mathrm{I}_{\mathrm{H} 1}$ | $V_{I H}=V_{D D}$ | - | - | 10 | $\mu \mathrm{A}$ |
| "H" Input Current 2 | $\mathrm{I}_{1+2}$ | Applies to OSC1 pin only. $V_{I H}=V_{D D}$ | - | - | 15 | $\mu \mathrm{A}$ |
| "L" Input Current 1 | $\mathrm{I}_{\text {LL1 }}$ | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ | -10 | - | - | $\mu \mathrm{A}$ |
| "L" Input Current 2 *1 | $\mathrm{I}_{\text {LL2 }}$ | Internal pull-up resistor | -100 | -30 | -10 | $\mu \mathrm{A}$ |
| Dynamic Supply Current 1 *2 | $\mathrm{I}_{\mathrm{DD} 1}$ | $V_{\text {REF }}=V_{D D},$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | - | 0.15 | 0.5 | mA |
| Dynamic Supply Current 2 | $\mathrm{I}_{\mathrm{D} 2}$ | At maximum output current $\mathrm{V}_{\text {REF }}=\mathrm{GND},$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | - | - | 5.5 | mA |
| Standby Current | $\mathrm{I}_{\mathrm{DS}}$ | $\mathrm{Ta}=-40$ to $+70^{\circ} \mathrm{C}$ | - | - | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{Ta}=70$ to $85^{\circ} \mathrm{C}$ | - | - | 20 | $\mu \mathrm{A}$ |
| AOUT Output Current | $I_{\text {AOUT }}$ | At maximum output current, $\mathrm{V}_{\mathrm{REF}}=\mathrm{GND},$ <br> AOUT bias voltage $=0 \mathrm{~V}$ | 1.4 | 3.2 | 5 | mA |
| $V_{\text {REF }}$ Pin Pull-down Resistance | $\mathrm{R}_{\text {VREF }}$ | - | 7 | 10 | 13 | k $\Omega$ |

*1 Applicable to RESET, $\overline{\text { ST }}$
*2 Dynamic supply current (excluding DAC output current)
*3 Dynamic supply current at maximum output currents

## AC Characteristics

| $\left(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{Ta}=-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| Master Clock Duty Cycle | $\mathrm{f}_{\text {duty }}$ | - | 40 | 50 | 60 | \% |
| $\overline{\text { RESET }}$ Input Pulse Width | $\mathrm{t}_{\mathrm{w} \text { (हST) }}$ | - | 10 | - | - | $\mu \mathrm{s}$ |
| $\overline{\text { RESET }}$ Input Time After Power-on | $\mathrm{t}_{\mathrm{D} \text { (\%ST) }}$ | - | 0 | - | - | $\mu \mathrm{s}$ |
| $\overline{\text { ST Signal Setup Time }}$ | $\mathrm{t}_{\text {STP }}$ | At power-on | 1 | - | - | $\mu \mathrm{s}$ |
| $\overline{\text { ST }}$ Input Pulse Width | $\mathrm{t}_{\text {(5T) }}$ | - | 0.35 | - | 2000 | $\mu \mathrm{s}$ |
| $\overline{\text { ST-ST Pulse Interval }}$ | $\mathrm{t}_{\text {ss }}$ | Upon entering the stop code (note) | 40 | - | - | $\mu \mathrm{s}$ |
| Data Setup Time | $t_{\text {bw }}$ | - | 1 | - | - | $\mu \mathrm{s}$ |
| Data Hold Time | $\mathrm{t}_{\text {wD }}$ | - | 1 | - | - | $\mu \mathrm{s}$ |
| NAR Output Time (1) | $\mathrm{t}_{\text {sNs }}$ | $\mathrm{f}_{\text {SAM }}=8 \mathrm{kHz}$ | - | - | 10 | $\mu \mathrm{s}$ |
| NAR Output Time (2) | $\mathrm{t}_{\text {NAA }}$ | $\mathrm{f}_{\text {SAM }}=8 \mathrm{kHz}$ (note) | 350 | 375 | 400 | $\mu \mathrm{s}$ |
| NAR Output Time (3) | $\mathrm{t}_{\text {NAB }}$ | $\mathrm{f}_{\text {SAM }}=8 \mathrm{kHz}$ (note) | 315 | 440 | 500 | $\mu \mathrm{s}$ |
| NAR Output Time (4) | $\mathrm{t}_{\text {NAC }}$ | $\mathrm{f}_{\text {SAM }}=8 \mathrm{kHz}$ (note) | 350 | 375 | 500 | $\mu \mathrm{s}$ |
| D/A Converter Change Time | $t_{\text {DAR }}, t_{\text {DAF }}$ | - (note) | 60 | 64 | 68 | ms |
| Standby Transition Time (at end of voice output) | $\mathrm{t}_{\text {ттв }}$ | - (note) | 200 | 250 | 300 | ms |
| Silence Time Between | $\mathrm{t}_{\text {BLN }}$ | $\mathrm{f}_{\text {SAM }}=8 \mathrm{kHz}$ (note) | 350 | 375 | 500 | $\mu \mathrm{s}$ |

(Note) Proportional to master the periods of oscillation frequencies $\mathrm{f}_{\mathrm{osc} 1}$ and $\mathrm{f}_{\mathrm{OSC} 2}$. The rated values show values when the standard master oscillation frequency is used.

## TIMING DIAGRAMS

AC Characteristics at Power-On


AC Characteristics in Standby Status and when the IC is Activated


## Playback Timing



## FUNCTIONAL DESCRIPTION

## 1. Playback Code Specification

The user can specify a maximum of 63 phrases. Table 1.1 shows the settings by the I5-I0 pins.
Table 1.1 User-specified Phrases

| $15-10$ | Code Details |
| :---: | :---: |
| 000000 | Stop code |
| 000001 | User-specified phrase |
| (63 Phrases) |  |
| 111111 |  |

## 2. Address Data

If a phrase is input at I5-I0 pins by address data, and if a $\overline{\mathrm{ST}}$ pulse is then applied, voice playback starts. Figure 2.1 shows voice start timing. Figure 2.2 shows timing when an address other than a phrase is input.


Figure 2.1 Voice Start Timing


Figure 2.2 Timing when Address Other than a Phrase is Input in Stand-by Mode

## 3. Stop Code

If I5-I0 are set to " 000000 " during voice playback, and a $\overline{\text { ST }}$ signal is input, playback stops regardless of whether NAR is at "H" or "L" level, then AOUT becomes $1 / 2 \mathrm{I}_{\text {AOUT }}$. Stop code becomes valid at the falling edge of $\overline{\mathrm{ST}}$.

Figure 3.1 shows stop code input timing.


Figure 3.1 Stop Code Input Timing

The stop code does not initialize internal units but only stops playback. To initialize an internal register, use the RESET $p$ in.

## 4. Generating Pseudo-BUSY Signal through NAR Pin

If the application in use requires a $\overline{\text { BUSY signal when this IC is used in microcontroller interface mode, a }}$ pseudo- $\overline{\mathrm{BUSY}}$ signal can be generated through the NAR pin by controlling signal timing, as shown below.

When edit ROM is not used
15-10 01(Phrase 1) 02(Phrase 2) 03(Phrase 3) 04(Silence phrase of 32 ms or more)


When edit ROM is used

15-I0


## APPLICATION CIRCUIT



Application Circuit in Microcontroller Interface

## (3) COMMON

## Sampling Frequency

As shown in Table 1.1, 7 sampling frequencies are available.
A sampling frequency can be selected and assigned to each phrase in ROM data.

Table 1.1 Sampling Frequency

| Sampling Frequency <br> (At standard oscillation frequency) | Frequency diving ratio |  |
| :---: | :---: | :---: |
|  | $\mathrm{XT} / \overline{\mathrm{CR}}=\text { " } \mathrm{H} \text { " }$ <br> Ceramic Oscillation | $\mathrm{XT} / \overline{\mathrm{CR}}=\text { "L" }$ <br> CR Oscillation |
| 4.0 kHz | $\mathrm{f}_{\mathrm{osC} 1} / 1024$ | $\mathrm{f}_{\mathrm{osc} 2} / 64$ |
| 5.3 kHz | $\mathrm{f}_{\text {OSC } 1} / 768$ | $\mathrm{f}_{\mathrm{osc} 2} / 48$ |
| 6.4 kHz | $\mathrm{f}_{\text {SSC } 1} / 640$ | $\mathrm{f}_{\mathrm{OSC} 2} / 40$ |
| 8.0 kHz | $\mathrm{f}_{\text {OSC1 }} / 512$ | $\mathrm{f}_{\mathrm{osc} 2} / 32$ |
| 10.6 kHz | $\mathrm{f}_{\text {OSC1 }} / 384$ | Unavailable |
| 12.8 kHz | $\mathrm{f}_{\text {OsC } 1} / 320$ | Unavailable |
| 16.0 kHz | $\mathrm{f}_{\text {OSC } 1} / 256$ | Unavailable |

Note: When CR oscillation is selected, $10.6 \mathrm{kHz}, 12.8 \mathrm{kHz}$, and 16 kHz cannot be selected.

## Recording/Playback Time

Figure 2.1 below shows memory allocation of the on-chip Mask ROM. About 11 Kbits of data area is allocated for the Phrase Control Table, Phrase Data Control and Test Data.
Therefore, actual data area for storing sound data equals the total Mask ROM capacity minus 11 Kbits .


Figure 2.1 Memory Allocation of On-chip Mask ROM

The playback time is obtained by dividing the memory capacity by the bit rate.
The playback time for 8 -bit PCM algorithm is obtained by using the following equation.

$$
\text { Playback time }[\mathrm{sec}]=\frac{\text { Memory capacity }[\mathrm{bit}]}{\text { Bit rate }[\mathrm{bps}]}=\frac{\text { Memory capacity }[\mathrm{bit}]}{\text { Sampling frequency }[\mathrm{Hz}] \times 8[\mathrm{bit}]}
$$

For example, if all phrases are stored in the MSM9802 at 8 kHz sampling frequency, the maximum playback time is as follows.

$$
\text { Playback time }=\frac{(512-11) \times 1024[\mathrm{bit}]}{8000[\mathrm{~Hz}] \times 8[\mathrm{bit}]} \cong 8.0[\mathrm{sec}]
$$

Table 2.1 Maximum playback time

| Model | ROM capacity | User's area | Maximum playback time $(\mathrm{sec})$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{f}_{\text {SAM }}=4.0 \mathrm{kHz}$ | $\mathrm{f}_{\text {SAM }}=6.4 \mathrm{kHz}$ | $\mathrm{f}_{\text {SAM }}=8.0 \mathrm{kHz}$ | $\mathrm{f}_{\text {SAM }}=16.0 \mathrm{kHz}$ |
| MSM9802 | 512 K bit | 501 K bit | 16.0 | 10.0 | 8.0 | 4.0 |
| MSM9803 | 1 M bit | 1013 K bit | 32.4 | 20.2 | 16.2 | 8.1 |
| MSM9805 | 2 M bit | 2037 K bit | 65.1 | 40.7 | 32.5 | 16.2 |

## Playback Method

This IC provides two kinds of playback methods, non-linear PCM algorithm and straight PCM algorithm. When the 8 -bit non-linear PCM algorithm is selected, sound quality can be improved because a resolution equivalent to 10 -bit straight PCM is available around the waveform center. You can select either non-linear PCM algorithm or straight PCM algorithm for each phrase. Table 3.1 shows the relationship between playback methods and applicable sounds. It is recommended to evaluate the sound quality before actual use.

Table 3.1 Relationship between playback methods and applicable sounds

| Playback method | Applicable sound |
| :--- | :--- |
| 8-bit non-linear PCM algorithm | Human voice |
| 8-bit straight PCM algorithm | BEEP tone, sound effects |

## Phrase Control Table

Because the LSI contains the Phrase Control Table, it is possible to play back multiple phrases in succession by a single easy control operation like controlling a single regular phrase playback. Up to 8 combined phrases including a silence can be registered in a single address in the Phrase Control Table.
Further, you can use the maximum memory space for data storage because it is not required to have the same phrase data.
To show an example, let's assume that your application needs to speak two similar sentences, "It is fine today" and "It is rainy today." The two sentences have the common words "it", "is" and "today". What you have to do is to prepare these common sound data, not in sentences but in words, and to store each combined phrase data in Phrase Control Table as shown in Table 4.1 and Figure 4.1
Multiple phrases can be played continuously merely by specifying a desired phrase using an X address. For an example from Table 4.1, when address " 01 " is specified, "It is fine today" is played, and when address" 02 " is specified, "It is rainy" is played.
Phrase Control Table, a silence can be inserted without using the User's Area.

| Minimum time for silence | 32 ms |
| :--- | :--- |
| Maximum time for silence | 2016 ms |
| Time unit for setting up silence | 32 ms |

Table 4.1 Matrix of the Phrase Control Table

| No. | X-Address <br> (HEX) | Y-Address (Up to 8 phrases) |  |  |  |  |  |  |  | Sound Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 01 | [01] | [02] | Silence : | [10] | [03] |  |  |  | It is (silence) fine today. |
| 2 | 02 | [01] | [02] | Silence | [12] | [03] |  |  |  | It is (silence) rainy today. |
| 3 | 03 | [01] | [02] | [10] | [21] | [11] | [12] | [22] | [03] | It is fine becoming cloudy, rainy in some areas today. |
|  |  |  |  |  |  |  |  |  |  |  |
| 62 | 3E |  |  | , |  |  |  |  |  |  |
| 63 | 3F |  |  | ! | 仡 |  |  |  |  |  |


| Phrase Control Table Area |  |  |  | Phrase Data Registration Area |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | X-Address | Phrase Addigned |  | No. | Y-Address | Phrase |
| 1 | 01 | 1 | [01] it | 1 | 01 | it |
| 2 | 02 | 2 | [02] is | 2 | 02 | is |
| 3 | 03 | 3 | Silence (64ms) | 3 | 03 | today |
| 4 | 04 | 4 | [12] rainy | ' | ' | ; |
| 5 | 05 | 5 | [03] today | 16 | 10 | fine |
| 6 | 06 | 6 | - | 17 | 11 | cloudy |
| 7 | 07 | 7 | - | 18 | 12 | rainy |
| 8 | 08 | 8 | - | 19 | 13 | snowy |
| 9 | 09 |  |  | ' | ' | ' |
| ! | $!$ | Silence time setting ( $32 \mathrm{~ms} \times \mathrm{n}$ ) |  | 32 | 20 | ocasionally |
|  |  |  |  | 33 | 21 | becoming |
|  |  | 0 | Silence time | 34 | 22 | in some areas |
|  |  | 1 | 32 ms | ! | ! | ' |
|  |  | 2 | 64 ms | + | , | , |
|  |  | ! | ! | ' | ' |  |
| 63 | 3 F | 63 | 2016 ms | 63 | 3F | - |

Figure 4.1 Phrase Combination Matrix for Phrase Control Table

## CR Oscillation

Figure 5.1 shows an external circuit using CR oscillation. Figure 5.2 shows the CR oscillation frequency characteristics.


Figure 5.1 CR Oscillation


Figure 5.2 CR Oscillation Frequency Characteristics

## Determining CR constants

The CR oscillation frequency characteristics are shown in Figure 5.2. If $\mathrm{f}_{\text {osc }}$ is set to 256 kHz , use the following values as a guide (see Figure 5.2) to set the C and R2 that fit the printed-circuit board type used.

$$
\mathrm{R} 1=100 \mathrm{k} \Omega, \mathrm{R} 2=30 \mathrm{k} \Omega, \mathrm{C}=30 \mathrm{pF}
$$

When choosing CR oscillation, the CR oscillation frequency varies according to the fluctuation of the external C and R2.

## Fluctuation of CR oscillation frequencies

When choosing CR oscillation, the error of CR oscillation frequency due to process variations of the IC is $\pm 4 \%$ maximum, and the fluctuation of the CR oscillation frequency when using a capacitor ( C ) of $\pm 1 \%$ accuracy and a resistor (R2) of $\pm 2 \%$ accuracy is a maximum of $\pm 7 \%$ approximately.

## Ceramic Oscillation

Figure 6.1 shows an external circuit using a ceramic oscillator.


Figure 6.1 Ceramic Oscillation Diagram

For example, the following table shows the optimum load capacitances, power supply voltage ranges, and operating temperature ranges when ceramic oscillators made by Murata MFG Co., Ltd., Kyocera Co., Ltd. and TDK Co., Ltd. are used.

| Ceramic oscillator |  |  | Optimal load capacity |  | Supply voltage range (V) | Operating temperature range $\left({ }^{\circ} \mathrm{C}\right)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maker | Type | Frequency (MHz) | C1 (pF) | C 2 (pF) |  |  |
|  | CSTCR4M09G53-R0 | 4.096 | Built in | Built in | 2.3 to 5.5 | -40 to +85 |
|  | CSTLS4M09G53-B0 |  |  |  | 2.4 to 5.5 |  |
| $\begin{aligned} & \underline{x} \\ & \ddot{0} \\ & 0 \\ & \end{aligned}$ | PBRC4.00A | 4.0 |  |  | 3.1 to 5.5 | -20 to +80 |
|  | KBR-4.0MSB |  | 33 | 33 |  |  |
|  | PBRC4.00B |  | Built in | Built in |  |  |
|  | KBR-4.0MKC |  |  |  |  |  |
| $\stackrel{\text { ㄴ }}{\stackrel{1}{\square}}$ | CCR4.00MC3 | 4.0 | Built in | Built in | 2.4 to 5.5 | -40 to +85 |

(Note) When a 4 MHz ceramic oscillator is used, the playback speed of MSM9802/03/05 is slower by 2 percent than that of an analysis tool or a demonstration board.

## Low-Pass Filter

In this IC, all voice outputs are through the built-in low-pass filter (LPF). Figure 7.1 and Table 7.2 show the LPF frequency characteristics and LPF cutoff frequency respectively. Only the voice output through LPF is enabled in this IC.


Figure. 7.1 LPF Frequency Characteristics ( $\mathrm{f}_{\mathrm{SAM}}=\mathbf{8} \mathbf{k H z}$ )

Table 7.2 LPF Cutoff Frequency

| Sampling Frequency $(\mathrm{kHz})$ <br> $\left(\mathrm{f}_{\text {SAM }}\right)$ | Cutoff Frequency $(\mathrm{kHz})$ <br> $\left(\mathrm{f}_{\mathrm{cUT}}\right)$ |
| :---: | :---: |
| 4.0 | 1.2 |
| 5.3 | 1.6 |
| 6.4 | 2.0 |
| 8.0 | 2.5 |
| 10.6 | 3.2 |
| 12.8 | 4.0 |
| 16.0 | 5.0 |

## Standby Transition

When playback of a phrase is finished, if playback of the next phrase does not start up within $\mathrm{t}_{\text {StB }}$ ( 0.25 sec. typ.), the IC enters standby status and the entire operation stops.


SW2 - SW1"L" $\qquad$


Figure 8.1 Timing for Voice Playback during D/A Converter Change Time (Stand-alone Mode)


Figure 8.2 Timing for Voice Playback during D/A Converter Change Time (Microcontroller Interface Mode)

If playback is attempted during $\mathrm{D} / \mathrm{A}$ converter change time as shown in figures 8.1 and 8.2 , the IC exits from standby status and the output from the $\mathrm{D} / \mathrm{A}$ converter begins going to the $1 / 2 \mathrm{I}_{\text {AOUT }}$ level. When the output reaches $1 / 2 \mathrm{I}_{\text {AOUT }}$, voice playback starts.

## Voice Output Unit Equivalent Circuit (AOUT, FREF Pins)


(The above switch positions show those when the circuit is active.)

Figure 9.1 Voice Output Unit Equivalent Circuit

## D/A CONVERTER OUTPUT CURRENT CHARACTERISTICS



Power Supply Voltage vs. Output Current Characteristics ( $\mathrm{Ta}=\mathbf{2 5 ^ { \circ }} \mathbf{C}, \mathrm{V}_{\mathrm{AOUT}}=0 \mathrm{~V}$ )


Temperature vs. Output Current Characteristics ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{AOUT}}=\mathbf{0 V}$ )

$\mathrm{V}_{\text {REF }}$ Voltage vs. Output Current Characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{AOUT}}=0 \mathrm{~V}$ )

## PAD CONFIGURATION

MSM9802

## Pad Layout

Chip size
$: X=3.22 \mathrm{~mm} \mathrm{Y}=3.17 \mathrm{~mm}$
$: 350 \mu \mathrm{~m} \pm 30 \mu \mathrm{~m}$
$: 110 \mu \mathrm{~m} \times 110 \mu \mathrm{~m}$
$:$ GND


## Pad Coordinates

(Chip center is located at $\mathrm{X}=0$ and $\mathrm{Y}=0$ )
(Unit: $\mu \mathrm{m}$ )

| Pad No. | Pad Name | X-axis | Y-axis | Pad No. | Pad Name | X-axis | Y-axis |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | I3/ (A0) | -415 | 1385 | 10 | VDD | 462 | -1347 |
| 2 | 14/ (A1) | -816 | 1385 | 11 | OSC1 | 742 | -1333 |
| 3 | 15/ (A2) | -1460 | 1385 | 12 | OSC2 | 1349 | -1333 |
| 4 | RESET | -1460 | 1049 | 13 | OSC3 | 1460 | -972 |
| 5 | XT/ $\overline{\mathrm{CR}}$ | -1458 | -20 | 14 | CPU/STD | 1389 | 183 |
| 6 | NAR | -1460 | -899 | 15 | $\overline{\text { STI/( } \overline{\mathrm{RND}})}$ | 1389 | 1058 |
| 7 | GND | -1460 | -1375 | 16 | I0/(SW0) | 1389 | 1385 |
| 8 | $V_{\text {REF }}$ | -1135 | -1333 | 17 | I1/(SW1) | 719 | 1385 |
| 9 | AOUT | -585 | -1333 | 18 | 12/(SW2) | 276 | 1385 |

Pad name in parentheses is for stand-alone mode.

MSM9803

## Pad Layout

Chip size
$\begin{array}{ll}\text { Chip thickness } & : 350 \mu \mathrm{~m} \pm 30 \mu \mathrm{~m} \\ \text { Pad size } & : 110 \mu \mathrm{~m} \times 110 \mu \mathrm{~m}\end{array}$
Substrate potential : GND


Pad Coordinates
(Chip center is located at $\mathrm{X}=0$ and $\mathrm{Y}=0$ )

| Pad No. | Pad Name | X-axis | Y-axis | Pad No. | Pad Name | X-axis | Y-axis |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | I3/ (A0) | -415 | 1829 | 10 | VDD | 452 | -1788 |
| 2 | 14/ (A1) | -816 | 1829 | 11 | OSC1 | 742 | -1776 |
| 3 | 15/ (A2) | -1460 | 1829 | 12 | OSC2 | 1349 | -1776 |
| 4 | RESET | -1460 | 1493 | 13 | OSC3 | 1460 | -1415 |
| 5 | XT/ $\overline{\mathrm{CR}}$ | -1458 | 424 | 14 | CPU/STD | 1389 | 628 |
| 6 | NAR | -1460 | -1342 | 15 | $\overline{\text { ST/ }}$ ( $\overline{\mathrm{RND}})$ | 1389 | 1502 |
| 7 | GND | -1460 | -1818 | 16 | I0/(SW0) | 1389 | 1829 |
| 8 | $\mathrm{V}_{\text {REF }}$ | -1135 | -1776 | 17 | I1/(SW1) | 720 | 1829 |
| 9 | AOUT | -585 | -1776 | 18 | I2/(SW2) | 276 | 1829 |

Pad name in parentheses is for stand-alone mode.

## MSM9805

## Pad Layout

Chip size
Chip thickness
: $\mathrm{X}=3.22 \mathrm{~mm} \quad \mathrm{Y}=5.96 \mathrm{~mm}$
Pad size
$350 \mu \mathrm{~m} \pm 30 \mu \mathrm{~m}$

Substrate potential
$110 \mu \mathrm{~m} \times 110 \mu \mathrm{~m}$
GND


## Pad Coordinates

(Chip center is located at $\mathrm{X}=0$ and $\mathrm{Y}=0$ )

| Pad No. | Pad Name | X-axis | Y-axis | Pad No. | Pad Name | X-axis | Y-axis |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | I3/ (A0) | -415 | 2777 | 10 | VDD | 452 | -2723 |
| 2 | 14/ (A1) | -816 | 2777 | 11 | OSC | 742 | -2726 |
| 3 | 15/ (A2) | -1460 | 2777 | 12 | OSC2 | 1349 | -2726 |
| 4 | RESET | -1460 | 882 | 13 | OSC3 | 1460 | -1532 |
| 5 | XT/ $\overline{\mathrm{CR}}$ | -1458 | 364 | 14 | CPU/STD | 1453 | 267 |
| 6 | NAR | -1460 | -1546 | 15 | $\overline{\text { ST } /(\overline{R N D})}$ | 1455 | 1338 |
| 7 | GND | -1460 | -2768 | 16 | 10/(SW0) | 1432 | 2777 |
| 8 | VREF | -1136 | -2726 | 17 | I1/(SW1) | 754 | 2777 |
| 9 | AOUT | -585 | -2726 | 18 | I2/(SW2) | 312 | 2777 |

Pad name in parentheses is for stand-alone mode.

## PACKAGE DIMENSIONS

(Unit: mm)

(Unit: mm)


## Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
(Unit: mm)


Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.

