
MSM9225B

CAN (Controller Area Network) Controller


GENERAL DESCRIPTION

The MSM9225B is a microcontroller peripheral LSI which conforms to the CAN protocol for high-speed LANs in automobiles.


FEATURES

- Conforms to CAN protocol specification (Bosch, V2.0 part B/Active)
- Maximum of 1 Mbps bit rate
- Communication method:
 - Transmission line is bi-directional, two-wire serial communication
 - NRZ (Non-Return to Zero) system using bit stuff function
 - Multi-master system
 - Broadcast system
- Message boxes:
 - Up to 16 message boxes can be used, and messages up to 8 bytes long can be transmitted or received for each message box.
 - Number of received messages can be extended by group message function (up to 2 groups can be set)
 - Overwrite flag is provided
- Priority control by identifier
 - 2032 types in standard format, 2032×2^{18} types in extended format
- Microcontroller interface
 - Corresponding to both parallel and serial interface
 - Parallel interface: Separate address/data bus type (with address latch signal/no address latch signal) and multiplexed address/data bus type
 - Serial interface: Synchronous communication type
 - Three interrupt sources: Transmission/receive/error
- Error control:
 - Bit error/stuff error/CRC error/form error/acknowledgment error detection functions
 - Retransmission/error status monitoring function when error occurs
 - Bit error flag/stuff error flag/CRC error flag/form error flag/acknowledge error flag are provided
- Communication control by remote data request function
- Sleep/Stop mode function
- Supply voltage: $5 V \pm 10\%$
- Operating temperature: -40 to $+125^{\circ}\text{C}$
- Package: 44-pin plastic QFP (QFP44-P-910-0.80-2K) (Product name: MSM9225BGA-2K)


BLOCK DIAGRAM



CONFIGURATION EXAMPLE



PIN CONFIGURATION



44-Pin Plastic QFP (Top View)

PIN DESCRIPTIONS

Symbol	Pin	Type	Description									
\overline{CS}	10	I	Chip select pin. When "L", PALE, \overline{PWR} , $\overline{PRD}/\overline{SRW}$, SCLK and SDO pins (microcontroller interface pins) are valid. When "H", these pins are invalid.									
A7-0	41-44, 1-4	I	Address bus pins (when using separate buses). If used with a multiplexed bus or if used in the serial mode, fix these pins at "H" or "L" levels.									
AD7-0/ D7-0	31-38	I/O	Multiplexed bus: Address/data pins (AD7-0) Separate buses: Data pins (D7-0) If used in the serial mode, fix these pins at a "L" levels.									
\overline{PWR}	26	I	Write input pin if used in the parallel mode. Data is captured when this pin is at a "L" level. If used in the serial mode, fix this pin at a "L" level.									
$\overline{PRD}/$ \overline{SRW}	9	I	Parallel mode: Read signal pin (\overline{PRD}) When at a "L" level, data is output from the data pins. Serial mode: Read/write signal pin (\overline{SRW}) When at a "H" level, data is output from the SDO pin. When at a "L" level, the SDO pin is at high impedance, and data is captured beginning with the second byte of data input from the SDI pin.									
PALE	27	I	Address latch signal pin When at a "H" level, addresses are captured. If used in the parallel mode and the address latch signal is unnecessary or in the serial mode, fix this pin at a "H" or "L" level.									
SDI	7	I	Serial data input pin Addresses (1st byte) and data (beginning from the 2nd byte) are input to this pin, LSB first. If used in the parallel mode, fix this pin at a "H" or "L" level.									
SDO	5	O	Serial data output pin When the \overline{CS} pin is at a "H" level, this pin is at high impedance. When \overline{CS} is at a "L" level, data is output from this pin, LSB first. If used in the parallel mode, fix this pin at a "H" or "L" level.									
SCLK	8	I	Shift clock input pin for serial data At the rising edge of the shift clock, SDI pin data is captured. At the falling edge, data is output from the SDO pin.									
$\overline{PRDY}/$ SWAIT	16	O	Ready output pin When required by the MSM9225B, a signal may be output to extend the bus cycle until the internal access is completed. <table border="1" data-bbox="651 1711 1394 1883"> <thead> <tr> <th></th> <th>Internal access in progress</th> <th>After completion of access</th> </tr> </thead> <tbody> <tr> <td>Parallel mode (\overline{PRDY})</td> <td>"L" level output</td> <td>High impedance output</td> </tr> <tr> <td>Serial mode (SWAIT)</td> <td>"H" level output</td> <td>"L" level output</td> </tr> </tbody> </table>		Internal access in progress	After completion of access	Parallel mode (\overline{PRDY})	"L" level output	High impedance output	Serial mode (SWAIT)	"H" level output	"L" level output
	Internal access in progress	After completion of access										
Parallel mode (\overline{PRDY})	"L" level output	High impedance output										
Serial mode (SWAIT)	"H" level output	"L" level output										

Symbol	Pin	Type	Description																		
Mode1, 0	29, 30	I	Microcontroller interface select pins																		
			<table border="1"> <thead> <tr> <th>Mode1</th> <th>Mode0</th> <th colspan="2">Interface</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td rowspan="2">Parallel mode</td> <td>Separate buses</td> </tr> <tr> <td>0</td> <td>1</td> <td>No address latch signal</td> </tr> <tr> <td>1</td> <td>0</td> <td rowspan="2">Serial mode</td> <td>With address latch signal</td> </tr> <tr> <td>1</td> <td>1</td> <td>Multiplexed buses</td> </tr> </tbody> </table>	Mode1	Mode0	Interface		0	0	Parallel mode	Separate buses	0	1	No address latch signal	1	0	Serial mode	With address latch signal	1	1	Multiplexed buses
			Mode1	Mode0	Interface																
			0	0	Parallel mode	Separate buses															
			0	1		No address latch signal															
1	0	Serial mode	With address latch signal																		
1	1		Multiplexed buses																		
$\overline{\text{INT}}$	11	O	Interrupt request output pin When an interrupt request occurs, a "L" level is output. This pin automatically outputs a "H" level after 32 Ts (T = 1/fosc). Three types of interrupts share this pin: transmission complete, reception complete, and error.																		
$\overline{\text{RESET}}$	25	I	Reset pin System is reset when this pin is at a "L" level.																		
XT	13	I	Clock pins. If internal oscillator is used, connect a crystal (ceramic resonator).																		
$\overline{\text{XT}}$	14	O	If external clock is used, input clock via XT pin. The $\overline{\text{XT}}$ pin should be left open.																		
Rx0, Rx1	18, 19	I	Receive input pin. Differential amplifier included.																		
Tx0, Tx1	22, 23	O	Transmission output pin																		
V _{DD}	12, 20, 24, 40	—	Power supply pin																		
GND	6, 15, 17, 21, 28, 39	—	GND pin																		

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V_{DD}	$T_a = 25^\circ\text{C}$	-0.3 to +7.0	V
Input Voltage	V_I	—	-0.3 to $V_{DD} + 3.0$	V
Output Voltage	V_O	—	-0.3 to $V_{DD} + 3.0$	V
Power Dissipation	P_D	$T_a \leq 25^\circ\text{C}$	615	mW
Operating Temperature	T_{OP}	—	-40 to +125	$^\circ\text{C}$
Storage Temperature	T_{STG}	—	-65 to +150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Power Supply Voltage	V_{DD}	$V_{DD} = AV_{DD}$	4.5	5.0	5.5	V
Operating Temperature	T_{OP}	—	-40	+25	+125	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_a = -40 \text{ to } +125^\circ\text{C})$

Parameter	Symbol	Applicable pin	Condition	Min.	Max.	Unit
"H" Input Voltage	V_{IH}	Applies to all inputs	—	$0.8V_{DD}$	$V_{DD} + 0.3$	V
"L" Input Voltage	V_{IL}	Applies to all inputs	—	-0.3	$+0.2 V_{DD}$	V
"H" Input Current	I_{IH1}	XT	$V_I = V_{DD}$	3	25	μA
	I_{IH2}	Other inputs		-1.0	+1.0	μA
"L" Input Current	I_{IL1}	XT	$V_I = 0\text{V}$	-25	-3	μA
	I_{IL2}	Other input		-1.0	+1.0	μA
"H" Output Voltage	V_{OH1}	$\overline{\text{INT}}, \overline{\text{PRDY}}/\text{SWAIT}$	$I_{OH1} = -80 \mu\text{A}$	$V_{DD} - 1.0$	—	V
	V_{OH2}	AD7-0/D7-0	$I_{OH2} = -400 \mu\text{A}$	$V_{DD} - 1.0$	—	V
"L" Output Voltage	V_{OL1}	$\overline{\text{INT}}, \overline{\text{PRDY}}/\text{SWAIT}$	$I_{OL1} = 1.6 \text{ mA}$	—	0.4	V
	V_{OL2}	AD7-0/D7-0	$I_{OL2} = 3.2 \text{ mA}$	—	0.4	V
Output Leakage Current	I_{IH1}	$\overline{\text{PRDY}}/\text{SWAIT}$ AD7-0/D7-0	$V_I = V_{DD}/0 \text{ V}$	-1.0	+1.0	μA
Dynamic Supply Current	I_{DD}	—	$f_{\text{OSC}} = 16 \text{ MHz}$, No Load	—	9	mA
Static Supply Current	I_{DDS}	—	SLEEP Mode	—	400	μA
		—	STOP Mode	—	100	μA

Rx0, Rx1 Characteristics

Differential input mode

 $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_a = -40 \text{ to } +125^\circ\text{C})$

Parameter	Symbol	Applicable pin	Condition	Min.	Max.	Unit
'dominant' Input Voltage	$VR_{x0} (d)$	Rx0	$VR_{x1} = 0.4 V_{DD}$ to $0.6 V_{DD}$	-0.3	$VR_{x1} - 0.4$	V
'recessive Input Voltage	$VR_{x0} (r)$	Rx0		$VR_{x1} + 0.4$	$V_{DD} + 3$	V
Input Leakage Current	I_{LK}	Rx0, Rx1	$VR_{x1} = V_{DD}/0 \text{ V}$	-1	+1	μA

Tx0, Tx1 Characteristics

 $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_a = -40 \text{ to } +125^\circ\text{C})$

Parameter	Symbol	Condition	Min.	Max.	Unit
"H" Output Voltage	V_{OH}	$I_{OH} = -3.0 \text{ mA}$	$V_{DD} - 0.4$	—	V
"L" Output Voltage	V_{OL}	$I_{OL} = 10.0 \text{ mA}$	—	0.4	V

AC Characteristics

Parallel mode

 $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_a = -40 \text{ to } +125^\circ\text{C}, f_{OSC} = 16 \text{ MHz})$

Parameter	Symbol	Condition	Min.	Max.	Unit
ALE Address Setup Time	t_{AS}	—	10	—	ns
ALE Address Hold Time	t_{AH}	—	10	—	ns
$\overline{\text{PRD}}$ Output Data Delay Time	t_{RDLY}	—	—	60 ^{*1}	ns
$\overline{\text{PRD}}$ Output Data Hold Time	t_{RDH}	—	5	—	ns
ALE "H" Level Width	t_{WALEH}	—	16.5	—	ns
Access Cycle	When $\overline{\text{PRDY}}$ is not generated	—	4T	—	ns
	When $\overline{\text{PRDY}}$ is generated		7T	—	ns
Address Hold Time from $\overline{\text{PRD}}$	t_{RAH}	—	0	—	ns
ALE Delay Time from $\overline{\text{PRD}}$	t_{HRA}	—	27	—	ns
$\overline{\text{PRD}}$ "H" Level Width	t_{WRDH}	—	27	—	ns
$\overline{\text{PRDY}}$ "L" Delay Time	t_{ARLDLY}	—	—	35	ns
$\overline{\text{PRDY}}$ "L" Level Width	t_{WRDYL}	—	0	2.5T	ns
Data Output Delay Time from $\overline{\text{PRDY}}$	t_{ARDDLY}	—	—	35	ns
PWR Hold Time from $\overline{\text{PRDY}}$	t_{ARWDLY}	—	10	—	ns
Input Data Setup Time	t_{WDS}	—	30	—	ns
Input Data Hold Time	t_{WDH}	—	4	—	ns
$\overline{\text{PRD}}$ Delay Time	t_{RS}	—	10	—	ns
PWR Delay Time	t_{WS}	—	10	—	ns
Address Hold Time from $\overline{\text{PWR}}$	t_{WAH}	—	10	—	ns
ALE Delay Time from $\overline{\text{PWR}}$	t_{HWA}	—	27	—	ns
$\overline{\text{PWR}}$ "H" Level Width	t_{WRH}	—	40	—	ns
$\overline{\text{PWR}}$ "L" Level Width	t_{WRL}	—	20 ^{*1}	—	ns
$\overline{\text{CS}}$ Delay Time from $\overline{\text{PRD}}$	t_{HRC}	—	0	—	ns
$\overline{\text{CS}}$ Delay Time from $\overline{\text{PWR}}$	t_{HWC}	—	0	—	ns

T = 1/f_{OSC}

The values with *1 indicate those when $\overline{\text{PRDY}}$ is not generated.

The values with *1 when $\overline{\text{PRDY}}$ is generated are defined by "Data Output Delay Time from $\overline{\text{PRDY}}$ " t_{ARDDLY} and "PWR Hold Time from $\overline{\text{PRDY}}$ " t_{ARWDLY} .

Serial mode

 $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_a = -40 \text{ to } +125^\circ\text{C}, f_{OSC} = 16 \text{ MHz})$

Parameter	Symbol	Condition	Min.	Max.	Unit
\overline{CS} Setup Time	t_{CS}	—	10	—	ns
\overline{CS} Hold Time	t_{CH}	—	8T	—	ns
SCLK Cycle	t_{CP}	—	167	—	ns
SCLK Pulse Width	t_{CW}	—	83	—	ns
SDI Setup Time	t_{DS}	—	30	—	ns
SDI Hold Time	t_{DH}	—	5	—	ns
SDO Output Enable Time	t_{CSODLY}	—	—	30	ns
SDO Output Disable Time	t_{CSZDLY}	—	—	30	ns
SDO Output Delay Time	t_{PD}	—	—	30	ns
SR \overline{W} Setup Time	t_{RS}	—	10	—	ns
SR \overline{W} Hold Time	t_{RH}	—	0	—	ns
SWAIT Output Delay Time	t_{SRDLY}	—	—	2T	ns
SWAIT "H" Level Width	t_{WRDY}	—	—	6T	ns
Byte Delay	t_{WAIT}	—	8T	—	ns

 $T = 1/f_{OSC}$

Other timing characteristics

 $(V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, T_a = -40 \text{ to } +125^\circ\text{C})$


Parameter	Symbol	Condition	Min.	Max.	Unit
System Clock Cycle	t_{clkcy}	—	62	—	ns
RESET "H" Level Input Width	t_{WRSTH}	—	5	—	μs
RESET "L" Level Input Width	t_{WRSTL}	—	5	—	μs
\overline{INT} "L" Level Output Width	t_{WINTL}	—	32T	—	ns

 $T = 1/f_{OSC}$

TIMING DIAGRAMS


Separate Bus Mode

Read access timing



Note: The \overline{PRDY} signal may be output depending on the internal state of the MSM9225B.


Write access timing



Note: The \overline{PRDY} signal may be output depending on the internal state of the MSM9225B.


Separate Bus/Address Latch Mode

Read access timing



Note: The $\overline{\text{PRDY}}$ signal may be output depending on the internal state of the MSM9225B.


Write access timing



Note: The $\overline{\text{PRDY}}$ signal may be output depending on the internal state of the MSM9225B.


Multiplexed Bus Mode

Read access timing



Note: The \overline{PRDY} signal may be output depending on the internal state of the MSM9225B.


Write access timing



Note: The \overline{PRDY} signal may be output depending on the internal state of the MSM9225B.


Serial Mode

Read access timing



Note: The SWAIT signal will be output during the interval between address and data transfers.


Write access timing



Note: The SWAIT signal will be output during the interval between address and data transfers.


* : don't care

Other Timing



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.