# OKI Semiconductor MSM9202-01

## $5\times7$ Dot Character $\times$ 16-Digit Display Controller/Driver with Character RAM

## **GENERAL DESCRIPTION**

The MSM9202-01 is a dot matrix vacuum fluorescent display tube controller driver IC which displays characters, numerics and symbols.

Dot matrix vacuum fluorescent display tube drive signals are generated by serial data sent from a micro-controller. A display system is easily realized by internal ROM and RAM for character display.

# FEATURES


• Logic power supply and vacuum fluorescent display tube drive power supply (V<sub>DD</sub>)

: 3.3 V±10% or 5.0 V±10%

- Fluorescent display tube drive power supply (V<sub>FL</sub>) = -20 to -60 V
- VFD driver output current
- (VFD driver output can be connected directly to the fluorescent display tube. No pull-down resistor is required.)

- Segment driv	ver (SEG1 to SEG35)	: –6 mA	(V <sub>FL</sub> =-60V)
- Segment driv	ver (AD1 and AD2)	: –15 mA	(V <sub>FL</sub> =-60V)
- Grid driver (	(COM1 to COM16)	: –30 mA	$(V_{FL}=-60V)$
• General outpu	ut port output current		
- Output drive	er (P1 and P2)	: ±1 mA (V <sub>DD</sub> =	=3.3V±10%)
		±2 mA (V <sub>DD</sub> =	=5.0V±10%)
<ul> <li>Content of dis</li> </ul>	splay		
- CGROM	5×7 dots	: 248 types (ch	aracter data)
- CGRAM	5×7 dots	: 8 types (char	acter data)
- ADRAM	16 (display digit) ×2 bits	s (symbol data)	
- DCRAM	16 (display digit) ×8 bits	s (register for ch	aracter data display)
- General outp	out port 2 bits	s (static operatio	on)
Display control	ol function		
- Display digi	t	: 9 to 16 digits	
	y (contrast adjustment)	: 8 stages	
- All lights ON			
			interfaces when $\overline{\text{RESET}}$ is added)
2	tion execution (excluding	<i>,</i>	AM)
	ation circuit (external R a	nd C)	
<ul> <li>Package option</li> </ul>			
A A			ame : MSM9202-01GS-BK)
64-pin plastic	SSOP (SSOP64-P-525-0.8	0-K) (Product n	ame : MSM9202-01GS-K)


# **BLOCK DIAGRAM**




# INPUT AND OUTPUT CONFIGURATION

Schematic Diagrams of Logic Portion Input and Output Circuits


Input Pin




# Output Pin



Schematic Diagram of Driver Output Circuit



# PIN CONFIGURATION (TOP VIEW)



NC: No connection

64-Pin Plastic QFP

#### MSM9202-01

			]
P1 1	(MA)	$\bigcap$	64 V <sub>DD</sub>
P2 2			63 DA
AD2 3		$\bigcirc$	62 CP
AD1 4			61 <u>CS</u>
SEG1 5			60 RESET
SEG2 6			59 OSC1
SEG3 7			58 OSC0
SEG4 8			57 GND
SEG5 9			56 V <sub>FL</sub>
SEG6 10			55 COM16
SEG7 11			54 COM15
SEG8 12			53 COM14
SEG9 13			52 COM13
SEG10 14			51 COM12
SEG11 15			50 COM11
SEG12 16			49 COM10
SEG13 17			48 COM9
SEG14 18			47 COM8
SEG15 19			46 COM7
SEG16 20			45 COM6
SEG17 21			44 COM5
SEG18 22			43 COM4
SEG19 23			42 COM3
SEG20 24			41 COM2
SEG21 25			40 COM1
SEG22 26			39 SEG35
SEG23 27			38 SEG34
SEG24 28			37 SEG33
SEG25 29			36 SEG32
SEG26 30	$\bigcap$	$\bigcap$	35 SEG31
SEG27 31		$\left( \right)$	34 SEG30
SEG28 32	_	-	33 SEG29
			1

-

64-Pin Plastic SSOP

# **PIN DESCRIPTION**

Ρ	in		_		
QFP	SSOP	Symbol	Туре	Connects to	Description
1 to 31, 61 to 64	5 to 39	SEG1 to 35	0	Fluorescent tube anode electrode	Fluorescent display tube anode electrode drive output. Directly connected to fluorescent display tube and a pull-down resistor is not necessary. $I_{OH}$ >–6 mA
32 to 47	40 to 55	COM1 to 16	0	Fluorescent tube grid electrode	Fluorescent display tube grid electrode drive output. Directly connected to fluorescent display tube and a pull-down resistor is not necessary. $I_{OH}$ >-30 mA
59, 60	3, 4	AD1, AD2	0	Fluorescent tube anode electrode	Fluorescent display tube anode electrode drive output. Directly connected to fluorescent display tube and a pull-down resistor is not necessary. $I_{OH}$ >-15 mA
57, 58	1, 2	P1, P2	0	LED drive control pins	General port output. Output of these pins in static operation, so these pins can drive the LED.
56	64	V <sub>DD</sub>		Power	V <sub>DD</sub> -GND are power supplies for internal logic.
49	57	GND	—	supply	V <sub>DD</sub> -V <sub>FL</sub> are power supplies for driving fluorescent tubes.
48	56	V <sub>FL</sub>			Apply $V_{FL}$ after $V_{DD}$ is applied.
55	63	DA	Ι	Micro- controller	Serial data input (positive logic). Input from LSB.
54	62	CP	I	Micro- controller	Shift clock input. Serial data is shifted on the rising edge of $\overline{\text{CP}}$ .
53	61	CS	I	Micro- controller	Chip select input. Serial data transfer is disabled when <del>CS</del> pin is "H" level.
52	60	RESET	I	Micro- controller or C <sub>2</sub> , R <sub>2</sub>	Reset input."Low" initializes all the functions.Initial status is as follows.• Address of each RAM• Data of each RAM• Display digit• Contrast adjusment• All lights ON or OFF• All outputs• RESET• C2• R2(Circuit when R and C are connected externally) See Application Circuit.
50	58	OSC0	I		External RC pin for RC oscillation. Connect R and C externally. The RC time constant depends on the V <sub>DD</sub> voltage used. Set the target oscillation frequency to 2 MHz.
51	59	OSC1	0	C <sub>1</sub> , R <sub>1</sub>	$\begin{array}{c c} \hline OSCO \\ \hline R_1 \\ \hline OSC1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} R_1 \\ \hline \\ \hline \\ \end{array} \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline$

# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition		Rating	Unit
Supply Voltage (1)	V <sub>DD</sub>	_		-0.3 to 6.5	V
Supply Voltage (2)	V <sub>FL</sub>	_		-80 to V <sub>DD</sub> +0.3	V
Input Voltage	Vin	_		-0.3 to V <sub>DD</sub> +0.3	V
	P	Ta≥25°C	QFP	541	
Power Dissipation	PD		SSOP	590	— mW
Storage Temperature	T <sub>STG</sub>			-55 to 150	°C
	I <sub>01</sub>	COM1 to C	OM16	-40 to 0.0	
Output Ourset	I <sub>02</sub>	AD1, AI	)2	-20 to 0.0	
Output Current	I <sub>03</sub>	SEG1 to S	EG35	-10 to 0.0	— mA
	I <sub>04</sub>	P1, P2	2	-4.0 to 4.0	

## **RECOMMENDED OPERATING CONDITIONS-1**

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage (1)	V <sub>DD</sub>	—	4.5	5.0	5.5	V
Supply Voltage (2)	V <sub>FL</sub>	—	-60	—	-20	V
High Level Input Voltage	V <sub>IH</sub>	All input pins excluding OSCO pin	$0.7V_{DD}$	—	—	V
Low Level Input Voltage	VIL	All input pins excluding OSCO pin	_		0.3V <sub>DD</sub>	V
CP Frequency	f <sub>C</sub>	—	_	_	2.0	MHz
Oscillation Frequency	f <sub>OSC</sub>	R <sub>1</sub> =3.3kΩ, C <sub>1</sub> =47pF	1.5	2.0	2.5	MHz
Frame Frequency	f <sub>FR</sub>	DIGIT=1 to 16, R1=3.3kΩ, C1=47pF	183	244	305	Hz
Operating Temperature	T <sub>op</sub>	—	-40	—	85	°C

When the power supply voltage is 5V (typ.)

# **RECOMMENDED OPERATING CONDITIONS-2**

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage (1)	V <sub>DD</sub>	—	3.0	3.3	3.6	V
Supply Voltage (2)	V <sub>FL</sub>	—	-60	_	-20	V
High Level Input Voltage	VIH	All input pins excluding OSCO pin	0.8V <sub>DD</sub>	_		V
Low Level Input Voltage	VIL	All input pins excluding OSCO pin	_	_	0.2V <sub>DD</sub>	V
CP Frequency	f <sub>C</sub>	—	—	_	2.0	MHz
Oscillation Frequency	f <sub>OSC</sub>	$R_1=3.3k\Omega, C_1=39pF$	1.5	2.0	2.5	MHz
Frame Frequency	f <sub>FR</sub>	DIGIT=1 to 16, $R_1$ =3.3k $\Omega$ , $C_1$ =39pF	183	244	305	Hz
Operating Temperature	T <sub>op</sub>	—	-40		85	°C

When the power supply voltage is 3.3V (typ.)

# **ELECTRICAL CHARACTERISTICS**

## **DC Characteristics-1**

(V<sub>DD</sub>=5.0V±10%, V<sub>FL</sub>=-60V, Ta=-40 to +85°C, unless otherwise specified)

Parameter	Symbol	Applied pin		Condition	Min.	Max.	Unit
Lligh Lough Input Voltage	V	CS, CP, DA,			0.7\/		v
High Level Input Voltage	V <sub>IH</sub>	RESET		—	0.7V <sub>DD</sub>	_	V
Low Level Input Voltage	V.	CS, CP, DA,				0.3V <sub>DD</sub>	v
	V <sub>IL</sub>	RESET				0.3400	v
High Level Input Current	l	CS, CP, DA,		Vuu-Voo	_1 0	1.0	ıιΔ
	IIH	RESET		VIH-VDD	-1.0	1.0	μΛ
Low Level Input Current	L.	CS, CP, DA,		V., -0.0V	-1.0 1.0		
	IIL	RESET		VIL-0.0V	-1.0	1.0	μΛ
	V <sub>OH1</sub>	COM1 to 16		I <sub>0H1</sub> =–30mA	V <sub>DD</sub> -1.5		V
High Level Output Voltage	V <sub>0H2</sub>	AD1, AD2	I <sub>0H2</sub> =—15mA		V <sub>DD</sub> -1.5		V
	V <sub>OH3</sub>	SEG1 to 35	I <sub>0H3</sub> =–6mA		V <sub>DD</sub> -1.5		V
	V <sub>OH4</sub>	P1, P2		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V		
		COM1 to 16					
Low Level Output	V <sub>OL1</sub>	AD1, AD2		—	_	V <sub>FL</sub> +1.0	V
Voltage		SEG1 to 35					
	V <sub>0L2</sub>	P1, P2		I <sub>0L1</sub> =2mA	—	1.0	V
				Duty=15/16			
	I <sub>DD1</sub>		f <sub>OSC</sub> =	Digit=1 to 16	—	4	mA
Current Consumption		V <sub>DD</sub>	2MHz,	All output lights ON			
ourront oursumption			no load	Duty=8/16			
	I <sub>DD2</sub>			Digit=1 to 9	—	3	mA
				All output lights OFF			

### **DC Characteristics-2**

(V<sub>DD</sub>= $3.3V\pm10\%$ , V<sub>FL</sub>=-60V, Ta=-40 to + $85^{\circ}C$ , unless otherwise specified)

Parameter	Symbol	Applied pin		Condition	Min.	Max.	Unit
High Level Input Voltage	V <sub>IH</sub>	CS, CP, DA, RESET		_	0.8V <sub>DD</sub>	_	V
Low Level Input Voltage	V <sub>IL</sub>	CS, CP, DA, RESET		_	_	0.2V <sub>DD</sub>	V
High Level Input Current	I <sub>IH</sub>	CS, CP, DA, RESET	V <sub>IH</sub> =V <sub>DD</sub>		-1.0	1.0	μA
Low Level Input Current	I <sub>IL</sub>	<u>CS, CP</u> , DA, <u>RESET</u>		V <sub>IL</sub> =0.0V	-1.0	1.0	μA
	V <sub>OH1</sub>	COM1 to 16		<sub>0H1</sub> =30mA	V <sub>DD</sub> -1.5	—	V
High Level Output Voltage	V <sub>OH2</sub>	AD1, AD2	I <sub>0H2</sub> =-15mA I <sub>0H3</sub> =-6mA		V <sub>DD</sub> -1.5	—	V
	V <sub>OH3</sub>	SEG1 to 35			V <sub>DD</sub> -1.5	—	V
	V <sub>OH4</sub>	P1, P2	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V			
Low Level Output Voltage	V <sub>OL1</sub>	COM1 to 16 AD1, AD2 SEG1 to 35		_		V <sub>FL</sub> +1.0	V
	V <sub>OL2</sub>	P1, P2		I <sub>0L1</sub> =1mA	—	D     —     V       0.2VDD     V       1.0     μA       1.0     μA       5     —       5     —       V       .5     —       V       .5     —       V       .5     V       .5     V       V     V	
	I <sub>DD1</sub>		f <sub>OSC</sub> =	Duty=15/16 Digit=1 to 16 All output lights ON		3	mA
Current Consumption	I <sub>DD2</sub>	- V <sub>DD</sub>	2MHz, no load	Duty=8/16 Digit=1 to 9 All output lights OFF		2	mA

### **AC Characteristics-1**

(V\_DD=5.0V $\pm$ 10%, V<sub>FL</sub>=-60V, Ta=-40 to +85°C, unless otherwise specified)

Parameter	Symbol	Cond	lition	Min.	Max.	Unit
CP Frequency	f <sub>C</sub>	-	_		2.0	MHz
CP Pulse Width	t <sub>CW</sub>	-	_	250	—	ns
DA Setup Time	t <sub>DS</sub>	-	_	250	—	ns
DA Hold Time	t <sub>DH</sub>	-	_	250	—	ns
CS Setup Time	t <sub>CSS</sub>	-	_	250	—	ns
CS Hold Time	t <sub>CSH</sub>	R <sub>1</sub> =3.3kΩ	., C <sub>1</sub> =47pF	16	—	μs
CS Wait Time	t <sub>CSW</sub>	_		250	—	ns
Data Processing Time	t <sub>DOFF</sub>	R <sub>1</sub> =3.3kΩ, C <sub>1</sub> =47pF		8	—	μs
<b>RESET</b> Pulse Width	twres	When RESET signal is input from microcontroller etc. externally		250	_	ns
RESET Time	t <sub>RSON</sub>	When RESET signal is input from microcontroller etc. externally		250	_	ns
		R <sub>2</sub> =1.0kΩ, C <sub>2</sub> =0.1μF		_	200	μs
DA Wait Time	t <sub>RSOFF</sub>	-	_	250	—	ns
All Output Clow Data	t <sub>R</sub>	0 100 - 5	t <sub>R</sub> =20% to 80%		2.0	μs
All Output Slew Rate	t <sub>F</sub>	C <sub>I</sub> =100pF	t <sub>F</sub> =80% to 20%	_	2.0	μs
V <sub>DD</sub> Rise Time	t <sub>PRZ</sub>	When mount	ed in the unit	_	100	μs
V <sub>DD</sub> Off Time	t <sub>POF</sub>	When mounted in	the unit, V <sub>DD</sub> =0.0V	5.0	—	ms

## **AC Characteristics-2**

(V\_DD=3.3V $\pm$ 10%, V<sub>FL</sub>=-60V, Ta=-40 to +85°C, unless otherwise specified)

Parameter	Symbol	Con	dition	Min.	Max.	Unit
CP Frequency	f <sub>C</sub>	-	_		2.0	MHz
CP Pulse Width	t <sub>CW</sub>	-	_	250	_	ns
DA Setup Time	t <sub>DS</sub>	-	_	250		ns
DA Hold Time	t <sub>DH</sub>	-	_	250	_	ns
CS Setup Time	t <sub>CSS</sub>	-	_	250	_	ns
CS Hold Time	t <sub>CSH</sub>	R <sub>1</sub> =3.3kΩ	2, C <sub>1</sub> =39pF	16	_	μs
CS Wait Time	t <sub>CSW</sub>	_		250	—	ns
Data Processing Time	tDOFF	R <sub>1</sub> =3.3kΩ, C <sub>1</sub> =39pF		8	_	μs
RESET Pulse Width	t <sub>WRES</sub>	When RESET signal is input from microcontroller etc. externally		250	_	ns
RESET Time	t <sub>RSON</sub>	When RESET signal is input from microcontroller etc. externally		250	_	ns
		R <sub>2</sub> =1.0kΩ, C <sub>2</sub> =0.1μF			200	μs
DA Wait Time	t <sub>RSOFF</sub>	-	_	250	—	ns
All Output Claw Data	t <sub>R</sub>	0 100 -	t <sub>R</sub> =20% to 80%		2.0	μs
All Output Slew Rate	t <sub>F</sub>	C <sub>I</sub> =100pF	t <sub>F</sub> =80% to 20%	_	2.0	μs
V <sub>DD</sub> Rise Time	t <sub>PRZ</sub>	When mount	ed in the unit	—	100	μs
V <sub>DD</sub> Off Time	t <sub>POF</sub>	When mounted in	the unit, V <sub>DD</sub> =0.0V	5.0	—	ms


#### FEDL9202-04

### MSM9202-01


# TIMING DIAGRAM

Symbol	V <sub>DD</sub> =3.3V±10%	V <sub>DD</sub> =5.0V±10%
V <sub>IH</sub>	0.8 V <sub>DD</sub>	0.7 V <sub>DD</sub>
V <sub>IL</sub>	0.2 V <sub>DD</sub>	0.3 V <sub>DD</sub>

### Data Timing



### • Reset Timing



### • Output Timing



# • Digit Output Timing (for 16-digit display, at a duty of 15/16)

T=8/ f <sub>08</sub> COM1	Frame cycle $t_1=1024T$ ( $t_1=4.096$ ms when $f_{osc}=2.0$ MHz)	V <sub>DD</sub> V <sub>FL</sub>
COM2		۴۲L
COM3 COM4		
COM5		
COM6		
COM7 COM8		
COM9		
COM10		
COM11 COM12		
COM13		
COM14		
COM15 COM16		
001110		
AD1, 2 SEG1-35		V <sub>DD</sub> V <sub>FL</sub>

# FUNCTIONAL DESCRIPTION

# **Commands List**

	Command	LSB			1st	byte			MSB	LSB			2nd	byte			MSB	
	Command	B0	B1	B2	B3	B4	B5	B6	B7	B0	B1	B2	B3	B4	B5	B6	B7	
1	DCRAM data write	X0	X1	X2	Х3	1	0	0	0	C0	C1	C2	C3	C4	C5	C6	C7	
										C0	C5	C10	C15	C20	C25	C30	*	2nd byte
										C1	C6	C11	C16	C21	C26	C31	*	3rd byte
2	CGRAM data write	X0	X1	X2	*	0	1	0	0	C2	C7	C12	C17	C22	C27	C32	*	4th byte
										C3	C8	C13	C18	C23	C28	C33	*	5th byte
										C4	C9	C14	C19	C24	C29	C34	*	6th byte
3	ADRAM data write	X0	X1	X2	Х3	1	1	0	0	C0	C1	*	*	*	*	*	*	
4	General output port set	P1	P2	*	*	0	0	1	0	*	: D	on't c	are					
5	Display duty set	D0	D1	D2	*	1	0	1	0	Xn	: A	ddres	s spec	cificati	on fo	r each	RAM	
6	Number of digits set	K0	K1	K2	*	0	1	1	0	Cn	Cn : Character code specification for each RAM							
7	All lights ON/OFF	L	Н	*	*	1	1	1	0	Pn : General output port status specification								
	Test mode									Dn Kn		isplay	,	•				
	· · ·									' Kn	. N	umpe		yns s	peciti	cation		

When data is written to RAM (DCRAM, CGRAM, ADRAM)  $\,$  continuously, addresses are internally incremented automatically.

Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and later bytes.

Note: The test mode is used for inspection before shipment. It is not a user function. H : All lights ON instruction

L : All lights OFF instruction

# Positional Relationship Between SEGn and ADn (one digit)

	C0 AD1	ADRAM written data.
	C1 AD2	Corresponds to 2nd byte
	C0         C1         C2         C3         C4           SEG1         SEG2         SEG3         SEG4         SEG5           C5         C6         C7         C8         C9           SEG6         SEG7         SEG8         SEG9         SEG10           C10         C11         C12         C13         C14           SEG11         SEG12         SEG13         SEG14         SEG15           C15         C16         C17         C18         SEG20           SEG16         SEG17         SEG18         SEG19         SEG20           C20         C21         C22         C23         C24         SEG24         SEG24           SEG21         SEG22         SEG23         SEG24         SEG24         SEG24	
	C25         C26         C27         C28         C29           SEG26         SEG27         SEG28         SEG29         SEG29           C30         C31         C32         C33         C34           SEG31         SEG32         SEG33         SEG34         SEG34	
CGRAM written data. Corresponds to 2nd byte CGRAM written data. Corresponds to 3rd byte CGRAM written data. Corresponds to 4th byte		CGRAM written data. Corresponds to 6th byte CGRAM written data. Corresponds to 5th byte

### Data Transfer Method and Command Write Method


Display control command and data are written by an 8-bit serial transfer. Write timing is shown in the figure below.

Setting the  $\overline{\text{CS}}$  pin to "Low" level enables a data transfer.

Data is 8 bits and is sequentially input into the DA pin from LSB (LSB first). As shown in the figure below, data is read by the shift register at the rising edge of the shift clock, which is input into the  $\overline{CP}$  pin. If 8-bit data is input, internal load signals are automatically generated and data is written to each register and RAM.

Therefore it is not necessary to input load signals from the outside.

Setting the  $\overline{CS}$  pin to "High" disables data transfer. Data input from the point when the  $\overline{CS}$  pin changes from "High" to "Low" is recognized in 8-bit units.



\* When data is written to RAM (DCRAM, ADRAM, CGRAM) continuously, addresses are internally incremented automatically.

Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and later bytes.

### **Reset Function**

Reset is executed when the **RESET** pin is set to "L", (when turning power on, for example) and initializes all functions.

Initial status is as follows.

- Address of each RAM ..... address "00"H
- Data of each RAM ..... All contents are undefined
- General output port ..... All general output ports go "Low"
- Display digit ...... 16 digits
- Contrast adjustment ...... 8/16
- All display lights ON or OFF ..... OFF mode
- Segment output ...... All segment outputs go "Low"
- AD output ..... All AD outputs go "Low"

Please set again according to "Setting Flowchart" after reset.

### **Description of Commands and Functions**

1. DCRAM data write

(Specifies the address of DCRAM and writes the character code of CGROM and CGRAM.)

DCRAM (Data Control RAM) has a 4-bit address to store character code of CGROM and CGRAM.

The character code specified by DCRAM is converted to a 5×7 dot matrix character pattern via CGROM or CGRAM.

(The DCRAM can store 16 characters.)

[Command format]

	LSB							MSB		
	B0	B1	B2	B3	B4	B5	B6	B7		
1st byte	X0	X1	X2	Х3	1	0	0	0	:	selects DCRAM data write mode and specifies DCRAM
(1st)										address
										(Ex: Specifies DCRAM address 0H)
	LSB							MSB		
	BO	B1	B2	B3	B4	B5	B6	B7		
2nd byte	CO	C1	C2	C3	C4	C5	C6	C7	:	specifies character code of CGROM and CGRAM
(2nd)										(written into DCRAM address 0H)

To specify the character code of CGROM and CGRAM continuously to the next address, specify only character code as follows.

The addresses of DCRAM are automatically incremented. Specification of an address is unnecessary.

#### FEDL9202-04

2nd byte (3rd)	LSB         B0         B1         B2         B3         B4         B5         B6           C0         C1         C2         C3         C4         C5         C6		
(0.0)	LSB B0 B1 B2 B3 B4 B5 B6	MSB	
2nd byte (4th)	C0 C1 C2 C3 C4 C5 C6	5 C7 : specifies character code of CGROM and CGRAM (written into DCRAM address 2H)	
	LSB	MSB	
and byta	B0 B1 B2 B3 B4 B5 B6		
2nd byte (17th)	C0 C1 C2 C3 C4 C5 C6	5 C7 : specifies character code of CGROM and CGRAM (written into DCRAM address FH)	
	<sup>LSB</sup> B0 B1 B2 B3 B4 B5 B6	MSB 5 B7	

X0 (LSB) to X3 (MSB): DCRAM addresses (4 bits: 16 characters) C0 (LSB) to C7 (MSB): Character code of CGROM and CGRAM (8 bits: 256 characters)

[COM positions and set DCRAM addresses]

нех	YO	Y1	X2	Y2	СОМ
HEA	70	~ 1	~2	73	position
0	0	0	0	0	COM1
1	1	0	0	0	COM2
2	0	1	0	0	COM3
3	1	1	1	0	COM4
4	0	0	1	0	COM5
5	1	0	1	0	COM6
6	0	1	1	0	COM7
7	1	1	1	0	COM8
8	0	0	0	1	COM9
9	1	0	0	1	COM10
Α	0	1	0	1	COM11
В	1	1	0	1	COM12
С	0	0	1	1	COM13
D	1	0	1	1	COM14
E	0	1	1	1	COM15
F	1	1	1	1	COM16

### MSM9202-01

### 2. CGRAM data write

(Specifies the addresses of CGRAM and writes character pattern data.)

CGRAM (Character Generator RAM) has a 3-bit address to store 5×7 dot matrix character patterns.

A character pattern stored in CGRAM can be displayed by specifying the character code (address) by DCRAM.

The address of CGRAM is assigned to 00H to 07H. (All the other addresses are the CGROM addresses.)

(The CGRAM can store 8 types of character patterns.)

[Command format]

	LSB MSB B0 B1 B2 B3 B4 B5 B6 B7	
1st byte		s CGRAM data write mode and specifies
(1st)	(5)	M address. pecifies CGRAM address 00H)
	LSB MSB (EX. S B0 B1 B2 B3 B4 B5 B6 B7	pecifies contain address conj
2nd byte		ies 1st column data
(2nd)		tten into CGRAM address 00H)
	LSB MSB	
Ord buto	B0 B1 B2 B3 B4 B5 B6 B7	in order the second state
3rd byte (3rd)		ies 2nd column data tten into CGRAM address 00H)
(010)	· ·	
	LSB MSB B0 B1 B2 B3 B4 B5 B6 B7	
4th byte		ies 3rd column data
(4th)		tten into CGRAM address 00H)
	LSB MSB	
	B0 B1 B2 B3 B4 B5 B6 B7	
5th byte	C3 C8 C13 C18 C23 C28 C33 * : specif	ies 4th column data
(5th)	(rewri	tten into CGRAM address 00H)
	LSB MSB	
<b>.</b>	B0 B1 B2 B3 B4 B5 B6 B7	
6th byte		ies 5th column data
(6th)	(rewri	tten into CGRAM address 00H)

To specify character pattern data continuously to the next address, specify only character pattern data as follows.

The addresses of CGRAM are automatically incremented. Specification of an address is therefore unnecessary.

The 2nd to 6th byte (character pattern data) are regarded as one data item, so 300 ns is sufficient for t<sub>DOFF</sub> time between bytes.

#### FEDL9202-04

#### MSB LSB B0 B1 B2 B3 B4 B5 B6 B7 2nd byte C5 C10 C15 C20 C25 C30 \* C0 : specifies 1st column data (7th) (rewritten into CGRAM address 01H) LSB MSB B0 B1 B2 B3 B4 B5 B6 B7 6th byte C4 C9 C14 C19 C24 C29 C34 \* : specifies 5th column data (11th) (rewritten into CGRAM address 01H) X0 (LSB) to X2 (MSB): CGRAM addresses (3 bits: 8 characters) C0 (LSB) to C34 (MSB): Character pattern data (35 bits: 35 outputs per digit)

\* : Don't care

[CGROM addresses and set CGRAM addresses]

Refer to ROMCODE table

нех	vo	<b>V</b> 1	<b>X</b> 2	CGROM
	70	~ 1	~2	address
00	0	0	0	RAM00(0000000B)
01	1	0	0	RAM01(0000001B)
02	0	1	0	RAM02(00000010B)
03	1	1	0	RAM03(00000011B)
04	0	0	1	RAM04(00000100B)
05	1	0	1	RAM05(00000101B)
06	0	1	1	RAM06(00000110B)
07	1	1	1	RAM07(00000111B)

#### MSM9202-01

### Positional relationship between the output area of CGROM and that of CGRAM

C0	C1	C2	C3	C4
C5	C6	C7	C8	C9
C10	C11	C12	C13	C14
C15	C16	C17	C18	C19
C20	C21	C22	C23	C24
C25	C26	C27	C28	C29
C30	C31	C32	C33	C34
1		1		t

area that corresponds to 2nd byte (1st column)  $\_$  area that corresponds to 3rd byte (2nd column) -

area that corresponds to 6th byte (5th column)
 area that corresponds to 5th byte (4th column)
 area that corresponds to 4th byte (3rd column)

Note: CGROM (Character Generator ROM) has an 8-bit address to generate 5×7 dot matrix character patterns.


CGRAM can store 248 types of character patterns.

### 3. ADRAM data write

(specifies address of ADRAM and writes symbol data)

ADRAM (Additional Data RAM) has a 2-bit address to store symbol data. Symbol data specified by ADRAM is directly output without CGROM and CGRAM. (The ADRAM can store 2 types of symbol patterns for each digit.) The terminal to which the contents of ADRAM are output can be used as a cursor.

[Command format]



To specify symbol data continuously to the next address, specify only symbol data as follows. The address of ADRAM is automatically incremented. Specification of addresses is therefore unnecessary.

ess 1H)
ess 2H)
033 ZII)
ess FH)
written.)
r

X0 (LSB) to X3 (MSB): ADRAM addresses (4 bits: 16 characters) C0 (LSB) to C1 (MSB): Symbol data (2 bits: 2-symbol data per digit) \*: Don't care

HEX	xo	X1	X2	хз	COM position
0	0	0	0	0	COM1
1	1	0	0	0	COM2
2	0	1	0	0	COM3
3	1	1	1	0	COM4
4	0	0	1	0	COM5
5	1	0	1	0	COM6
6	0	1	1	0	COM7
7	1	1	1	0	COM8
8	0	0	0	1	COM9
9	1	0	0	1	COM10
Α	0	1	0	1	COM11
В	1	1	0	1	COM12
С	0	0	1	1	COM13
D	1	0	1	1	COM14
E	0	1	1	1	COM15
F	1	1	1	1	COM16

[COM positions and ADRAM addresses]

4. General output port set

(specifies the general output port status)

The general output port is an output for 2-bit static operation. It is used to control other I/O devices and turn on LED. (static operation) When at the "High" level, this output becomes the  $V_{DD}$  voltage, and when at the "Low" level, it becomes the ground potential. Therefore, the fluorescent display tube cannot be driven.

: selects a general output port and specifies

the output status

[Command format]

	lsb B0	B1	B2	B3	B4	B5	B6	msb B7	
1st byte	P1	P2	*	*	0	0	1	0	

P1, P2 : general output port \* : don't care

[Set data and set state of general output port]

P1	P2	Display state of general output port	
0	0	Sets P1 and P2 to low	(The state when power is applied or when <b>RESET</b> is input.)
1	0	Sets P1 to high and P2 to low	
0	1	Sets P1 to low and P2 to high	
1	1	Sets P1 and P2 to high	

### 5. Display duty set

(writes display duty value to duty cycle register)

Display duty adjusts contrast in 8 stages using 3-bit data.

When power is turned on or when the RESET signal is input, the duty cycle register value is "0". Always execute this instruction before turning the display on, then set a desired duty value.

[Command format]

D0 (LSB) to D2 (MSB) : display duty data (3 bits: 8 stages) \* : don't care

[Relation between setup data and controlled COM duty]

HEX	D0	D1	D2	COM duty
0	0	0	0	8/16
1	1	0	0	9/16
2	0	1	0	10/16
3	1	1	0	11/16
4	0	0	1	12/16
5	1	0	1	13/16
6	0	1	1	14/16
7	1	1	1	15/16

← (The state when power is turned on or when RESET signal is input.)

### 6. Number of digits set

(writes the number of display digits to the display digit register)

The number of digits set can display 9 to 16 digits using 3-bit data.

When power is turned on or when a RESET signal is input, the number of digit register value is "0". Always execute this instruction to change the number of digits before turning the dispaly on.

[Command format]

	lsb B0	B1	B2	B3	B4	B5	B6	MSB B7
1st byte	K0	K1	K2	*	0	1	1	0

: selects the number of digit set mode and specifies the number of digit value

K0 (LSB) to K2 (MSB) : number of digit data (3 bits: 8 digits) \* : don't care

[Relation between setup data and controlled COM]


HEX	К0	К1	K2	Number of digits of COM	
0	0	0	0	COM1-16	$\leftarrow$ (The state when
1	1	0	0	COM1-9	signal is input.)
2	0	1	0	COM1-10	
3	1	1	0	COM1-11	
4	0	0	1	COM1-12	
5	1	0	1	COM1-13	
6	0	1	1	COM1-14	
7	1	1	1	COM1-15	

←(The state when power is turned on or when RESET signal is input.)

 All display lights ON/OFF set (turns all dispaly lights ON or OFF)

All display lights ON is used primarily for display testing. All display lights OFF is primarily used for display blink and to prevent malfunction when power is turned on. This command cannot control the general output port.


[Command format]




[Set data and display state of SEG and AD]

L	Н	Display state of SEG and AD	
0	0	Normal display	
1	0	Sets all outputs to Low	(The state when power is applied or when RESET is input.)
0	1	Sets all outputs to High	
1	1	Sets all outputs to High	(All lights ON mode has priority.)


# Setting Flowchart



#### **Power-off Flowchart**



# **APPLICATION CIRCUIT**




- Notes: 1. The V<sub>DD</sub> value depends on the power supply voltage of the microcontroller used. Adjust the values of the constants R<sub>1</sub>, R<sub>2</sub>, R<sub>4</sub>, C<sub>1</sub>, and C<sub>2</sub> to the power supply voltage used.
  - 2. The  $V_{FL}$  value depends on the fluorescent display tube used. Adjust the values of the constants  $R_3$  and ZD to the power supply voltage used.

### **Reference data**

The figure below shows the relationship between the  $V_{\text{FL}}$  voltage and the output current of each driver.

Take care that the total power consumption to be used does not exceed the power dissipation.




# MSM9202-01 ROM Code

00000000B (00H) to 00000111B (07H) are the CGRAM addresses.

MSB																
LSB	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	RAM0															
0001	RAM1															
0010	RAM2															
0011	RAM3															
0100	RAM4															
0101	RAM5															
0110	RAM6															
0111	RAM7															
1000																
1001																
1010																
1011																
1100																
1101																
1110																
1111																

# PACKAGE DIMENSIONS

(Unit : mm)




Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).





Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
- 9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 2000 Oki Electric Industry Co., Ltd.