OKI Semiconductor **MSM80C48/49/50 MSM80C35/39/40**

CMOS 8-Bit Microcontroller


GENERAL DESCRIPTION


The OKI MSM80C48/MSM80C49/MSM80C50 are 8-bit, low-power, high-performance microcontrollers implemented in silicon-gate complementary metal-oxide semiconductor technology. Integrated within these chips are 8K/16K/32K bits of mask program ROM, 512/1024/2048 bits of data RAM, 27 I/O lines, built-in 8 bit timer/counter, and oscillator. Program memory and data paths are byte wide. Eleven new instructions have been added to the NMOS version's instruction set, thereby optimizing power down, port data transfer, decrement and port float functions. Available in 40-pin plastic DIP (RS) or 44-pin plastic flat packages QFP (GSK).

FEATURES

• Lower power consumption enabled by	CN	10S silic	on gate process
Completely static operation	010	iee sine	on gate process
Improved power-down featureInstruction cycle	:	1.36 μs (1 2.5 μs (6	1 MHz) V _{CC} =4.5 to 6.0 V (MSM80C48/49) MHz) V _{CC} =3.5 to 6.0 V (MSM80C50)
• 111 instructions			
 All instructions are usable even during Operation facility			of external ROM instructions.
Addition, logical operations, and dec	rima	l adjust	
 Program memory (ROM) 			$ls \times 8$ bits (MSM80C48)
			$ls \times 8$ bits (MSM80C49) $ls \times 8$ bits (MSM80C50)
• Data memory (RAM)			$s \times 8$ bits (MSM80C48)
			$ds \times 8$ bits (MSM80C49)
			$ds \times 8$ bits (MSM80C50)
 Two sets of working registers External and timer interrupts Two test inputs Built-in 8-bit timer counter Extendable external memory and I/O p I/O port Input-output port Data bus input-output port Single-step execution function Wide range of operating voltage, from High noise margin action Compatible with Intel's 8048, 8049 and Package 	port : + 2 805	s 2 ports > 1 port × 5 V to +	< 8 bits 8 bits
40-pin plastic DIP (DIP40-P-600-2.54))	(N (N (N (N	ASM80C48-xxxRS) ASM80C49-xxxRS) ASM80C50-xxxRS) ASM80C35RS) ASM80C39RS) ASM80C40RS)
44-pin plastic QFP(QFP44-P-910-0.80-	-2K) : (N (N (N (N (N (N	ASM80C48-xxxGS-2K) ASM80C49-xxxGS-2K) ASM80C50-xxxGS-2K) ASM80C35GS-2K) ASM80C39GS-2K) ASM80C40GS-2K) <× indicates the code number.

BLOCK DIAGRAM





PIN CONFIGURATION (TOP VIEW)

40-Pin Plastic DIP

44-Pin Plastic QFP

PIN DESCRIPTIONS

Symbol	Туре	Description
P1 ₀ -P1 ₇ (PORT 1)	I/O	8-bit quasi-bidirectional port
P2 ₀ -P2 ₇ (PORT 2)	I/O	8-bit quasi-bidirectional port The high-order four bits of external program memory addresses can be output from P2.0-P2.3, to which the I/O expander MSM82C43RS may also be connected
DB ₀ -DB ₇ (BUS)	Ι/Ο	Bidirectional portThe low-order eight bits of external program memory address can be output from this port, and the addressed instruction is fetched under the control of PSEN signal. Also, the external data memory address is output, and data is read and written synchronously using RD and WR signals.The port can also serve as either a statically latched output port or a non-latching input port.
TO (Test O)	I/O	The input can be tested with the conditional jump instructions JT0 and JNT0. The execution of the ENTO CLK instruction causes a clock output.
T1 (Test 1)	I	The input can be tested with the conditional jump instructions JT1 and JNT1. The execution of a STRT CNT instruction causes an internal counter input.
INT (Interrupt)	I	Interrupt input. If interrupt is enabled, INT input initiates an interrupt. Interrupt is disabled after a reset. Also testable with a JNI instruction. Can be used to terminate the power-down mode. (Active "0" level)
RD (Read)	0	A signal to read data from external data memory. (Active "0" level)
WR (Write)	0	A signal to write data to external data memory. (Active "0" level)
ALE Address & Data Latch Clock	0	This signal is generated in each cycle. It may be used as a clock output. External data memory or external program memory is addressed upon the falling edge. For the external ROM, this signal is used to latch the bus port data upon the ALE signal rise-up after the execution of the OUTL BUS, A instruction.
PSEN Program Store Enable	0	A signal to fetch an instruction from external program memory (Active "0" level)
RESET	I	RESET input initialize the processor. (Active "0" level) Used to terminate the power-down mode.
SS (Single Step)	I	A program is executed step by step. This pin can also be used to control internal oscillation when the power-down mode is reset. (Active "0" level)
EA (External Access)	I	When held at high level, all instructions are fetched from external memory. (Active "1" level)
PROG (Expander Strobe)	0	This output strobes the MSM82C43RS I/O expander.

Symbol	Туре	Description
XTAL1 (Crystal 1)	I	One side of the internal crystal oscillator. An external clock can also be input.
XTAL2 (Crystal 2)	0	Other side of the internal crystal oscillator.
V _{CC}	—	Power supply pin
V _{DD}	_	Standby control input. Normally, "1" level. When set to "0" level, oscillation is stopped and prosessor goes into standby mode.
V _{SS}	_	GND

PIN DESCRIPTIONS (Continued)

Note: A minimum of two machine cycles are required in **RESET** pulse duration under the specified power supply and stable oscillator frequency.

ABSOLUTE MAXIMUM RATINGS


Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	V _{CC}	Ta=25°C	–0.5 to 7	V
Input Voltage	VI	Ta=25°C	-0.3 to V _{CC} +0.5	V
Storage Temperature	T _{STG}		-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Range	Unit
Supply Voltage	V _{CC}	f _{OSC} =DC to 11MHz*	+2.5 to +6	V
Ambient Temperature	Ta	—	-40 to +85	°C
Fan Out	N	MOS load	10	_
Fan Out	N	TTL load	1	—

* Minimum operating voltage is dependent on frequency.

MSM80C48/49/50 guaranteed operating range



ELECTRICAL CHARACTERISTICS

DC Characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Mea- surinc Circui
"L" Input Voltage	V _{IL}	—	-0.5		0.13 V _{CC}	V	
"H" Input Voltage *1	VIH	—	0.4 V _{CC}	_	V _{CC}	V	
"H" Input Voltage *2	V _{IH}	—	0.7 V _{CC}		Vcc	V	_
"L" Output Voltage *3	V _{OL}	I _{OL} =2 mA	—		0.45	V	
"L" Output Voltage *4	V _{OL}	I _{OL} =1.6 mA	—		0.45	V	1
"H" Output Voltage *3	V _{OH}	I _{0H} =–400 μA	0.75 V _{CC}		_	V	
"H" Output Voltage *4	V _{OH}	I _{0H} =–50 μA	0.75 V _{CC}		_	V	
"H" Output Voltage *3	V _{OH}	I _{0H} =–20 µА	0.93 V _{CC}	_	_	V	
"H" Output Voltage *4	V _{OH}	I _{0H} =−10 μA	0.93 V _{CC}		_	V	
Input Leakage Curent	IIL	$V_{SS} \le V_{IN} \le V_{CC}$	—	_	±5	μΑ	2
Output Leakage Current *5	I _{OL}	$V_{SS} \le V_0 \le V_{CC}$	—		±5	μΑ	3
	1-	V _{IN} =0.7 V _{CC}	-20	-50	-80	μΑ	
RESET Input current	I _R	V _{IN} =0.13 V _{CC}	-3	-8	-15	μΑ	2
CC Input ourrent *6		Pull-up (V _{IN} =V _{IL})	20	50	80	μΑ	2
SS Input current *6	I _{SS}	Pull-down (V _{IN} =V _{IH})	-6	-15	-25	μΑ	
D1 D2 input ourrent	lat. Iaa	V _{IN} =V _{IH}	-300	-600	-900	μΑ	- 2
P1, P2 input current	I _{P1} , I _{P2}	V _{IN} =V _{IL}	-10	-40	-80	μΑ	2
Power Down Mode	I _{CCS}	At hardware power down ^{*7} Ta=25°C, V _{CC} =2.0 V	_	—	10	μA	
Standby Current	1005	At HLTS execution ^{*7} Ta=25°C, V _{CC} =2.0 V	_	_	10	μл	
		V _{CC} =4 V, f=1 MHz	—	—	0.5		
		V _{CC} =4 V, f=6 MHz	—	—	1.0		
		V _{CC} =4 V, f=11 MHz		—	2.0		
Power Supply Current		V _{CC} =5 V, f=1 MHz — —		—	1.0		
(Halt Mode)	I _{CC}	V _{CC} =5 V, f=6 MHz	—	—	2.0	mA	
(Halt Mode)		V _{CC} =5 V, f=11 MHz — — V _{CC} =6 V, f=1 MHz — —		—	3.0		
				1.5			
		V _{CC} =6 V, f=6 MHz	—	—	3.0		4
		V _{CC} =6 V, f=11 MHz	_	—	5.0		
		V _{CC} =4 V, f=1 MHz	—	—	1.5		
		V _{CC} =4 V, f=6 MHz	—	—	5.0		
		V _{CC} =4 V, f=11 MHz	—	—	10		
		V _{CC} =5 V, f=1 MHz	—		2.5		
Power Supply Current	I _{CC}	V _{CC} =5 V, f=6 MHz]	_	7.5	mA	
		V _{CC} =5 V, f=11 MHz	—	_	15		
		V _{CC} =6 V, f=1 MHz		_	5.0		
		V _{CC} =6 V, f=6 MHz	—		10		
		V _{CC} =6 V, f=11 MHz	_		20		

- *1 This does not apply to RESET, XTAL1, XTAL2, V_{DD}, and EA.
- *2 RESET, XTAL1, XTAL2, V_{DD}, and EA.
- *3 BUS, RD, WR, PSEN, ALE, PROG
- *4 Other outputs
- *5 High-impedance state
- *6 This operates as a pull-down resistor when the oscillation is stopped in the HLTS or V_{DD} power-down mode and as a pull-up resistor in other states.
- *7 This does not contain flow out current from I/O ports and signal pins.

AC Characteristics


AC Characteristics			(V _{CC} =2.	5V to 6V (*1), Ta=–40 to	+85°C)	
		V _{CC} =5	V±10%	Variabl	e clock		
Parameter	Symbol	11 MHz Clock		0 to 1 ⁻	Unit		
		Min.	Max.	Min. Max.			
ALE Pulse Width	t _{LL}	150	—	3.5t–170		ns	
Address Setup Time (up to ALE)	t _{AL}	70	—	2t-110		ns	
Address Hold Time (from ALE)	t _{LA}	50	—	t–40		ns	
Bus Port Latch Data Setup Time (up to ALE Rising Edge)	t _{BL}	110	—	2.5t –115		ns	
Bus Port Latch Data Hold Time (from ALE Rising Edge)	t _{LB}	90	-	1.5 t–45	_	ns	
Control Pulse Width (RD, WR)	t _{CC1}	480	—	7t–155	_	ns	
Control Pulse Width (PSEN)	t _{CC2}	350	—	6t–200	_	ns	
Data Setup Time (before WR)	t _{DW}	390	—	6t–155		ns	
Data Hold after Time (after WR)	t _{WD}	40	—	2t-140		ns	
Data Hold Time (after RD, PSEN)	t _{DR}	0	110	0	1.5t–30	ns	
RD to Data-in	t _{RD1}	_	350		5t–265	ns	
PSEN to Data-in	t _{RD2}	_	190		5t-265	ns	
Address Setup to WR	t _{AW}	300	_	6t–245		ns	
Address Setup to Data-in	t _{AD1}	_	730		12t-360	ns	
Address Setup to Instruction	t _{AD2}	_	460		8t–265	ns	
Address Float to RD, WR	t _{AFC1}	140	—	2t-40		ns	
Address Float to PSEN	t _{AFC2}	10	—	10		ns	
Control Pulse Setup Time from ALE (PSEN)	t _{LAFC2}	60	—	t–30		ns	
Control Pulse Setup Time from ALE (RD, WR)	t _{LAFC1}	200	—	3t–75		ns	
Control Pulse up to ALE (RD, WR, PROG)	t _{CA1}	50	—	1.5t-85		ns	
Control Pulse up to ALE (PSEN)	t _{CA2}	320	—	4.5t-90		ns	
Port Control Setup Time (up to PROG Falling Edge)	t _{CP}	50	—	2t-130		ns	
Port Control Hold Time (from PROG Falling Edge)	t _{PC}	100	—	4t-260	_	ns	
PROG to Input Data Valid	t _{PR}	_	650	—	9t–170	ns	
Input Data Hold Time	t _{PF}	0	140	0	1.5t	ns	
Output Data Setup Time	t _{DP}	250	-	6t–290	_	ns	
Output Data Hold Time	t _{PD}	40	—	3t–230		ns	
PROG Pulse Width	t _{PP}	700	-	10t-210	_	ns	
Port 2 I/O Setup Time	t _{PL}	160	—	4.5–250	_	ns	
Port 2 I/O Hold Time	t _{LP}	15	—	1.5t–120		ns	
Port Output Data (from ALE)	t _{PV}	_	510		4t+145	ns	
T0 Cycle	t _{OPRR}	270	—	3t		ns	
Instruction Execution Time	t _{CY}	1.36	_	15t		μs	

Note : Control output : $C_L=80pF$

Bus output : $C_L = 150 \text{ pF}$ [for 20 pF (t_{AL} , t_{AFC1} , t_{AFC2})]

*1 Minimum operating voltage is dependent on frequency.


Measuring circuits




- *1 This is repeated for each specified input pin.
- *2 This is repeated for each specified output pin.
- *3 Input logic for setting the specified state

Timing Diagram


Instruction fetch (from external program memory)




Read (from external data memory)



Write (to external memory)



Low-order 4 bits input/output of port 2 when expanded I/O port is used (in external program memory access mode)



FUNCTIONAL DESCRIPTION

Added Functions of MSM80C48, MSM80C49 and MSM80C50

The MSM80C48, MSM80C49 and MSM80C50 are basically incorporated with the capabilities of Intel's 8048, 8049, and 8050 plus the following new functions:

1. Power-Down Mode Enhancements

1.1 Power-down by software

- (1) Clock (See item 4, "Power-down mode", for details.)
 - a. Crystal oscillator halt (HLTS instruction) Power requirements can be minimized.
 - b. Clock supply halt (HALT instruction) Restart is accomplished without oscillator wait.
- (2) I/O ports
 - I/O port floating instructions

Power consumption resulting from inputs/outputs can be minimized with FLT and FLTT instructions.

Port floating is cancelled by executing FRES instruction, "0" level at INT pin or "0" level at RESET pin.

(3) Six types of power-down can be done by a combination of HLTS/HALT and FLT/FLTT instructions.

1.2 Power-down by hardware (See 4.3, Power-down mode by V_{DD} pin utilization for details.)

Crystal oscillators can be halted by controlling the V_{DD} pin, thereby floating all I/O ports for minimum power consumption.

2. Additional Instructions (11)

HLTS	MOV A, P2
HALT	MOVP1, @ R3
FLT	MOVP1 P, @R3
FLTT	DEC @Rr
FRES	DJNZ @ Rr, addr
MOV A, P1	

3. Improved Uses of BUS P_{0-7} , $P1_{0-7}$, $P2_{0-7}$, and \overline{SS} pins

3.1 BUS P0-7

The MSM80C48, MSM80C49, and MSM80C50 remove the limitation on the use of OUTL BUS, A instructions during the external ROM access mode by having an independent data latch and external ROM mode address latch in BUS P_{0-7} .

Consequently, there is no need to relocate bus port instructions when in the external ROM access mode.

3.2 P₁₀-7 and P2₀-7

The MSM80C48, MSM80C49 and MSM 80C50 are designed to minimize power consumption when $P1_{0-7}$ and $P2_{0-7}$ are used as input/output ports, to maximize the performance of CMOS.

When these ports are used as output ports, the acceleration circuit is actuated only when

output data changes from "0" to "1", thus speeding up the rise time of the output signals. When these ports are used as input ports, the internal pull-up resistor becomes approximately 9 k Ω when input data is "1".

The internal pull-up resistor rises to approximately 100 k Ω when input data is "0". Thus, a high noise margin can be obtained by selecting the impedance and thus the outflow of current is minimized whenever these ports are used as output or input ports.

3.3 Clock generation control via the \overline{SS} pin

When the crystal oscillator is halted in the HLTS or hardware power-down mode, the \overline{SS} pin is pulled down by a resistor of 20 to 50 k Ω , while its internal pull-up resistor of 200 to 500k Ω is isolated from V_{CC}. When the power-down mode is cancelled, the internal resistor of the \overline{SS} pin is changed from pull-down to pull-up. Consequently, the CPU can be halted for any period of time until the crystal oscillator resumes normal oscillation when a capacitor is connected to the \overline{SS} pin.

4. Power-Down Mode

The MSM80C48, MSM80C49, and MSM80C50 power-down mode can be enabled in two different ways through software by a combination of clock control and port floating instructions, and through hardware by control of the V_{DD} pin.

4.1 Software power-down mode

Power-down mode can be done by a combination of the following instructions.

(1) HALT (clock supply halt to control circuit)

Instruction code : 0 0 0 0 0 0 0 1

Description : Although crystal oscillator operation is continued, the clock supply to the CPU control circuit is halted and CPU operations are suspended. When cancelling this software mode, restart is accomplished without oscillator wait.

(2) HLTS (oscillation stop)

Instruction code :	1	0	0	0	0	0	1	0

Description : The oscillator operation is halted and CPU operations are suspended. In cancelling this power down mode, connecting a capacitor to the \overline{SS} pin enables a reasonable wait period to be accomplished before normal operation is resumed. [Except in the case of using the $\overline{\text{RESET}}$ pin]

(3) FLT (floating $P1_{0-7}$, $P2_{0-7}$, and BP_{0-7})

Instruction code : 1	0	1	0	0	0	1	0	
----------------------	---	---	---	---	---	---	---	--

Description :		Internal ROM mode	External ROM mode
	P1	Floating	Floating
	P2	Floating	P2 ₀₋₃ operation
	BP	Floating	Operation

Details of IC pin status as a result of executing the FLT instruction are shown in the above table.(4) FLTT (floating of all output pins)

Instruction code :	1 1 0 0	0 0 1 0	
Description :		Internal ROM mode	External ROM mode
	ALE	Floating	Operation
	PSEN	Floating	Operation
	PROG	Floating	Floating
	WR	Floating	Floating
	PD	Floating	Floating
	TO OUT	Floating	Floating
	P1	Floating	Floating
	P2	Floating	P2 ₀ -3 operation
	BP	Floating	Operation
	XTAL	Operation	Operation

Details of IC pin status as a result of executing the FLTT instruction are shown in above Table.

- Example 1 : Power-down mode accomplished by stopping oscillation.
 - O Can be set by execution of HLTS [82H] instruction.
- Example 2 : Power-down mode accomplished by stopping the clock supply to the CPU control circuit.
 - O Can be set by execution of HALT [01H] instruction.
- Example 3 : Power-down mode by floating of P1₀₋₇, P2₀₋₇ and BP₀₋₇, and subsequent stopping of CPU oscillation.
 - O Can be set by first executing the FLT [A2H] instruction, followed by the HLTS [82H] instruction.
- Example 4 : Power-down mode by floating P1₀-7, P2₀-7 and BP₀-7, and then stopping the clock supply to the CPU control circuit.
 - O Can be set by first executing the FLT [A2H] instruction, and then the HALT [01H] instruction.
- $Example \ 5: \ Power-down \ mode \ by \ floating \ all \ output \ pins, followed \ by \ stopping \ oscillation.$
 - Can be set by first executing the FLTT [C2H] instruction followed by execution of the HLTS [82H] instruction.
- Example 6 : Power-down mode by floating all output pins, followed by stopping of the clock supply to the CPU control circuit.
 - Can be set by first executing the FLTT [C2H] instruction, followed by execution of the HALT [01H] instruction. Connect the pull-up resistor or pull-down resistor to port pin and fix the output port pin level to either 1 or 0 when output port is set to floating.

4.2 Cancellation of software power-down mode

The power-down mode status outlined above in examples 1 to 6 can be cancelled by using either the interrupt pin or the RESET pin.

- (1) Use of the INT pin during external interrupt enable mode (i.e. following execution of EN I instruction).
 - O The clock generator is activated and the CPU is started up when a "0" level is applied to the INT pin. If this "0" level is maintained until the occurrence of at least 2 ALE output signals, an external interrupt is generated, and execution proceeds from address 3. If, however, the power-down is entered during the interrupt processing routine, execution resumes just after the power-down instruction.
- (2) Use of the INT pin during external interrupt disable mode (i.e. following execution of DIS I instruction or hardware reset)
 - O The clock generator is activated and the CPU is started up when a "0" level is applied to the INT pin. When "0" level is maintained until the occurrence of at least 2 ALE output signals, execution is resumed just after the power-down instruction.
- (3) Use of the $\overline{\text{RESET}}$ pin
 - O The clock generator is activated and the CPU started up when a "0" level is applied to the RESET pin. If this "0" level is maintained until the occurrence of at least 2 ALE output signals, the CPU is reset and execution proceeds from address 0. In case cancellation is done in oscillation stop mode, the "0" level must be input to the RESET pin until oscillation is stabilized.

4.3 Hardware power-down mode

In the MSM80C48, MSM80C49 and MSM80C50, forcing the level at the V_{DD} pin to a "0" during either external ROM or internal ROM mode results in suspension of the oscillator function and subsequent floating (high impedance) of all the I/O pins except the RESET, \overline{SS} and XTAL 1/2 pins. The CPU is thereby stopped while maintaining internal status.

4.4 Cancellation of hardware power-down mode


- (1) Use of **RESET** pin
 - O The clock generator is activated and the CPU started up when a "1" level is applied to the V_{DD} pin while a "0" level is input to the $\overline{\text{RESET}}$ pin. If this "0" level is kept applied to the $\overline{\text{RESET}}$ pin until oscillation become stable, the CPU will be reset and will start executing from address 0.
- (2) Use of the INT pin during external interrupt enable status (i.e. following execution of EN I instruction)
 - O The clock generator is activated and the CPU started up when a "1" level is applied to the V_{DD} pin while a "0" level is applied to the \overline{INT} pin. If this "0" level is maintained until the occurrence of at least 2 ALE output signals, an external interrupt is generated, and execution starts from address 3.

However, if the power-down mode is started during an interrupt processing routine, execution will be continued on the next instruction after the present instruction.

- (3) Use of the INT pin during external interrupt disable mode (i.e. following excution of DIS I instruction or hardware reset)
 - O The clock generator is activated and the CPU started up when a "1" level is applied to the V_{DD} pin while a "0" level is applied to the \overline{INT} pin. If this "0" level is maintained until the occurrence of at least 2 ALE output signals, execution is continued on the next instruction after the present instruction.
- (4) Use of V_{DD} pin only
 - O The clock generator is activated and the CPU started up when a "1" level is applied to the V_{DD} pin while a "1" level is also applied to both the **RESET** and **INT** pins. In this case, execution is resumed from the stopped position.

PACKAGE DIMENSIONS

(Unit : mm)




Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).