OKI Semiconductor

This version: Aug. 1998 Previous version: Nov. 1996

MSM7717-01/02/03

Single Rail CODEC

GENERAL DESCRIPTION

The MSM7717 is a single-channel CODEC CMOS IC for voice signals ranging from 300 to 3400 Hz with filters for A/D and D/A conversion.

Designed especially for a single-power supply and low-power applications, the device is optimized for ISDN terminals and telephone terminals in digital wireless systems.

The device uses the same transmission clocks as those used in the MSM7508B and MSM7509B. The analog output, which can drive a 1.2 k Ω load, can directly drive a handset receiver differentially.

FEATURES

Single power supply: 2.7 V to 3.8 V

• Low power consumption

Operating mode: 20 mW Typ. $V_{DD} = 3 \text{ V}$ Power-down mode: 0.03 mW Typ. $V_{DD} = 3 \text{ V}$

Conforms to ITU-T Companding law

MSM7717-01: μ/A -law pin selectable

MSM7717-02: μ-law MSM7717-03: A-law

- Built-in PLL eliminates a master clock
- Serial data rate: 64/128/256/512/1024 kHz

96/192/384/768/1536/1544/2048/200 kHz

- Adjustable transmit gain
- Adjustable receive gain
- Built-in reference voltage supply
- Package options:


24-pin plastic SOP (SOP24-P-430-1.27-K) (Product name: MSM7717-01GS-K)

(Product name: MSM7717-02GS-K) (Product name: MSM7717-03GS-K)

20-pin plastic SSOP (SSOP20-P-250-0.95-K) (Product name: MSM7717-01MS-K)

(Product name: MSM7717-02MS-K) (Product name: MSM7717-03MS-K)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)

	<u></u>			<u></u>
SG 1	24 SGC	SG 1		20 SGC
AOUT+ 2	23 AIN+	AOUT+ 2		19 AIN+
AOUT-3	22 AIN-	AOUT- 3		18 AIN-
NC 4	21 GSX	PWI 4		17 GSX
PWI 5	20 NC	VFRO 5		16 NC
VFRO 6	19 NC	V _{DD} 6		15 (ALAW)*
NC 7	18 (ALAW)*	DG 7		14 AG
VDD 8	17 NC	PDN 8		13 BCLK
DG 9	16 AG	RSYNC 9		12 XSYNC
PDN 10	15 BCLK	PCMIN 10		11 PCMOUT
RSYNC 11	14 XSYNC			
PCMIN 12	13 PCMOUT	NC	: No connect	pin
I OWIN 12	13 1 OIVIOUT	20-	Pin Plastic SS	OP

NC : No connect pin **24-Pin Plastic SOP**

^{*} The ALAW pin is only supported by the MSM7717-01GS-K/MSM7717-01MS-K.


PIN AND FUNCTIONAL DESCRIPTIONS

AIN+, AIN-, GSX

Transmit analog input and transmit level adjustment.

AIN+ is a non-inverting input to the op-amp; AIN- is an inverting input to the op-amp; GSX is connected to the output of the op-amp.

The level adjustment should be performed in any method shown below. When not using AIN– and AIN+, connect AIN– to GSX and AIN+ to SG. <u>During power-saving and power-down modes</u>, the GSX output is at AG voltage.



AG

Analog signal ground.

VFRO

Receive filter output.

The output signal has an amplitude of 2.0 V_{PP} above and below the signal ground voltage (SG) when the digital signal of +3 dBm0 is input to PCMIN and can drive a load of 20 k Ω or more. For driving a load of less than 20 k Ω , connect a resistor of 20 k Ω or more between the pins VFRO and PWI.


During power-saving mode this output is in a high impedance state, and during power-down mode, the VFRO output is at an SG level.

When adjusting the receive signal on the basis of frequency characteristics, refer to the Frequency Characteristics Adjustment Circuit.

PWI, AOUT+, AOUT-

PWI is connected to the inverting input of the receive driver.

The receive driver output is connected to the AOUT– pin. Therefore, the receive level can be adjusted with the pins VFRO, PWI, and AOUT–. When the PWI pin is not used, the PWI pin to the AOUT– pin, and leave the pins AOUT– and AOUT+ open. The output of AOUT+ is inverted with respect to the output of AOUT–. Since these outputs provide differential drive of an impedance of 1.2 k Ω , these outputs can directly be connected to a receiver of handset using a piezoelectric earphone. Refer to the application example. Since the driver amplifiers are being activated during the power-saving mode, the amplifiers can output other external signals from AOUT+ and AOUT– pins. AOUT+ and AOUT– outputs are in a high impedance state during the power-down mode.



V_{DD}

Power supply for 2.7 V to 3.8 V. (Typically 3.0 V)

PCMIN

PCM data input.

A serial PCM data input to this pin is converted to an analog signal in synchronization with the RSYNC signal and BCLK signal.

The data rate of PCM is equal to the frequency of the BCLK signal.

PCM signal is shifted in at a falling edge of the BCLK signal and latched into the internal register when shifted by eight bits.

The start of the PCM data (MSD) is identified at the rising edge of RSYNC.

BCLK

Shift clock signal input for the PCMIN and PCMOUT signal.

The frequency, equal to the data rate, is 64, 96, 128, 192, 256, 384, 512, 768, 1024, 1536, 1544, or 2048 kHz. Setting this signal to logic "1" or "0" drives both transmit and receive circuits to the power saving state.

The power-saving state means that the reference voltage generator (VRGEN), PLL, and receive driver amplifiers are in the operating mode and the other circuits are in the non-operating mode.

RSYNC

Receive synchronizing signal input.

Eight required bits are selected from serial PCM signals on the PCMIN pin by the receive synchronizing signal.

Signals in the receive section are synchronized by this synchronizing signal. This signal must be synchronized in phase with the BCLK. The frequency should be $8\,\mathrm{kHz}\pm50\,\mathrm{ppm}$ to guarantee the AC characteristics which are mainly the frequency characteristics of the receive section.

However, if the frequency characteristic of an applied system is not specified exactly, this device can operate in the range of $8\,\mathrm{kHz}\pm2\,\mathrm{kHz}$, but the electrical characteristics in this specification are not guaranteed.

XSYNC

Transmit synchronizing signal input.

The PCM output signal from the PCMOUT pin is output in synchronization with this signal. This synchronizing signal triggers the PLL and synchronizes all timing signals of the transmit section. This synchronizing signal must be synchronized in phase with BCLK.

The frequency should be $8 \text{ kHz} \pm 50 \text{ ppm}$ to guarantee the AC characteristics which are mainly the frequency characteristics of the transmit section.

However, if the frequency characteristic of an applied system is not specified exactly, this device operates in the range of $8~\text{kHz} \pm 2~\text{kHz}$, but the electrical characteristics in this specification are not guaranteed.

Setting this signal to logic "1" or "0" drives both transmit and receive circuits to the power saving state.

DG

Ground for the digital signal circuits.

This ground is separate from the analog signal ground AG. The DG pin must be connected to the AG pin on the printed circuit board to make a common analog ground AG.

PDN

Power down control signal.

A logic "0" level drives both transmit and receive circuits to a power down state.

PCMOUT

PCM signal output.

Synchronizing with the rising edge of the BCLK signal, the PCM output signal is output from MSD in a sequential order.

MSD may be output at the rising edge of the XSYNC signal, based on the timing between BCLK and XSYNC.

This pin is in a high impedance state except during 8-bit PCM output. It is also in a high impedance state during power saving or power down mode.

A pull-up resistor must be connected to this pin because its output is configured as an open drain. This device is compatible with the ITU-T recommendation on coding law and output coding format.

The MSM7717-03 (A-law) outputs the character signal, inverting the even bits.

Immed (Outmed Lavel	PCMIN/PCMOUT							
Input/Output Level	MSM7717-02 (μ-law)	MSM7717-03 (A-law)						
+Full scale	MSD	MSD						
	1 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0						
+0	1 1 1 1 1 1 1 1	1 1 0 1 0 1 0 1						
-0	0 1 1 1 1 1 1 1	0 1 0 1 0 1 0 1						
-Full scale	0 0 0 0 0 0 0 0	0 0 1 0 1 0 1 0						

SG

Signal ground voltage output.

The output voltage is 1/2 of the power supply voltage.

The output drive current capability is $\pm 200 \,\mu\text{A}$.

This pin provides the SG level for CODEC peripherals.

This output voltage level is undefined during power-saving or power-down mode.

SGC

Used to generate the signal ground voltage level by connecting a bypass capacitor. Connect a $0.1\,\mu F$ capacitor with excellent high frequency characteristics between the AG pin and the SGC pin.

ALAW

Control signal input of the companding law selection.

Only the MSM7717-01GS-K/7717-01MS-K has this pin. The CODEC will operate in the μ -law when this pin is at a logic "0" level and the CODEC will has this pin operate in the A-law when this pin is at a logic "1" level. The CODEC operates in the μ -law if the pin is left open, since the pin is internally pulled down.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V _{DD}	_	-0.3 to +7	٧
Analog Input Voltage	V _{AIN}	_	-0.3 to V _{DD} + 0.3	٧
Digital Input Voltage	V _{DIN}	_	-0.3 to VDD + 0.3	٧
Storage Temperature	T _{STG}	_	−55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	V_{DD}	Voltage must be fixed	2.7	3.0	3.8	V
Operating Temperature	Ta	_	-30	+25	+85	°C
Analog Input Voltage	V _{AIN}	Connect AIN- and GSX	_	_	1.4	V_{PP}
High Level Input Voltage	V_{IH}	XSYNC, RSYNC, BCLK,	0.45×V _{DD}	_	V_{DD}	V
Low Level Input Voltage	V _{IL}	PCMIN, PDN, ALAW	0	_	0.16×V _{DD}	V
Clock Frequency	F _C	BCLK	64, 128, 256, 512, 1024, 2048, 96, 192, 384, 768, 1536, 1544, 200 6.0 8.0 10			kHz
Sync Pulse Frequency	F _S	XSYNC, RSYNC	6.0	8.0	10	kHz
Clock Duty Ratio	D _C	BCLK	40	50	60	%
Digital Input Rise Time	t _{lr}	XSYNC, RSYNC, BCLK,	_	_	50	ns
Digital Input Fall Time	t _{lf}	PCMIN, PDN, ALAW	_	_	50	ns
Toronovit Oraco Polos Cottino Timo	t _{XS}	BCLK→XSYNC, See Fig. 1	100	_	_	ns
Transmit Sync Pulse Setting Time	t _{SX}	XSYNC→BCLK, See Fig. 1	100	_	_	ns
Receive Sync Pulse Setting Time	t _{RS}	BCLK→RSYNC, See Fig. 1	100		_	ns
	t _{SR}	SYNC, RSYNC, BCLK, — — 50 CMIN, PDN, ALAW — — 50 CLK→XSYNC, See Fig. 1 100 — — SYNC→BCLK, See Fig. 1 100 — — CLK→RSYNC, See Fig. 1 100 — — SYNC→BCLK, See Fig. 1 100 — — SYNC, RSYNC, See Fig. 1 1 BCLK — —	ns			
High Level Sync Pulse Width	twsh	XSYNC, RSYNC, See Fig. 1	1 BCLK	_	_	μS
Low Level Sync Pulse Width	t _{WSL}	XSYNC, RSYNC, See Fig. 1	1 BCLK	_	_	μS
PCMIN Setup Time	t _{DS}	See Timing Diagram	100		_	ns
PCMIN Hold Time	t _{DH}	See Timing Diagram	100		_	ns
Digital Output Load	R_{DL}	Pull-up resistor	0.5		_	kΩ
Digital Output Load	C_{DL}	_	_	_	100	pF
Analog Input Allowable DC Offset	Voff	Transmit gain stage, Gain = 1	-100	_	+100	mV
Analog Input Allowable Do Uliset	v off	Transmit gain stage, Gain = 10	-10	_	+10	mV
Allowable Jitter Width	_	XSYNC, RSYNC, BCLK	_	_	1000	ns

ELECTRICAL CHARACTERISTICS

DC and Digital Interface Characteristics

 $(V_{DD} = 2.7 \text{ V to } 3.8 \text{ V}, \text{ Ta} = -30^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Condit	Min.	Тур.	Max.	Unit		
	,	Operating mode	V _{DD} = 3.8 V	_	— 10 14			
	I _{DD1}	No signal	V _{DD} = 3.0 V	_	6.5	10.0	mA	
Dower Cupply Current		Power-saving mo	de, PDN = 1,		0.0	0.0	m 1	
Power Supply Current	I _{DD2}	BCLK or XSYNC	\rightarrow 0FF	_	2.0	8.0	mA	
		Power-down mod	de, PDN = 0,		2 2 2 5	0.05	Λ	
	I _{DD3}	BCLK OFF	_	0.005	0.05	mA		
High Level Innet Vallage	V _{IH}	XSYNC, RSYNC,	0.45,4/55		V _{DD}	· · · · · ·		
High Level Input Voltage		PCMIN, PDN, AL	0.45×V _{DD}			V		
Low Lovel Input Voltage	V _{IL}	XSYNC, RSYNC, BCLK,		0.0		0.16.37	V	
Low Level Input Voltage		PCMIN, PDN, ALAW		0.0	_	$0.16 \times V_{DD}$	V	
High Level Input Leakage Current	I _{IH}	_		_	_	2.0	μA	
Low Level Input Leakage Current	I _Ι Γ	_		_	_	0.5	μΑ	
Digital Output Low Voltage	V_{OL}	Pull-up resistor $> 500 \Omega$		0.0	0.2	0.4	٧	
Digital Output Leakage Current	I ₀	_		_	_	10	μΑ	
Input Capacitance	C _{IN}	_		_	5	_	pF	

Transmit Analog Interface Characteristics

 $(V_{DD} = 2.7 \text{ V to } 3.8 \text{ V}, Ta = -30^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Resistance	R _{INX}	AIN+, AIN-	10	_	_	MΩ
Output Load Resistance	R _{LGX}	GSX with respect to SG	20	_	_	kΩ
Output Load Capacitance	C _{LGX}		_	_	30	pF
Output Amplitude	V _{OGX}		-0.7	_	+0.7	V
Offset Voltage	V _{OSGX}	Gain = 1	-20	_	+20	mV

Receive Analog Interface Characteristics

 $(V_{DD} = 2.7 \text{ V to } 3.8 \text{ V}, Ta = -30^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Resistance	R _{INPW}	PWI	10	_	_	MΩ
	R _{LVF}	VFRO with respect to SG	20	_	_	kΩ
Output Load Resistance	D	AOUT+, AOUT- (each) with	0.6			kΩ
	R _{LA0}	respect to SG	0.0			KS2
Output Load Capacitance	C _{LVF}	VFR0	_	_	30	pF
	C _{LAO}	AOUT+, AOUT-	_	_	50	pF
	W.	VFR0, $R_L = 20 \text{ k}\Omega$ with	-1.0		+1.0	V
Output Amplituda	V _{OVF}	respect to SG	-1.0			V
Output Amplitude	V.	AOUT+, AOUT-, $R_L = 0.6 \text{ k}\Omega$	-1.0		4.0	V
	V _{OAO}	with respect to SG	-1.0	_	+1.0	\ \
Offset Voltage	V _{OSVF}	VFRO with respect to SG	-100	_	+100	mV
	V	AOUT+, AOUT-, Gain = 1 with	100	_	+100	mV
	V _{OSAO}	respect to SG	-100			IIIV

AC Characteristics

 $(F_S = 8 \text{ kHz}, V_{DD} = 2.7 \text{ V to } 3.8 \text{ V}, Ta = -30 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

			1	1				, , , , , , , , , , , , , , , , , , ,
Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
	Loss T1	60			20	26	_	
	Loss T2	300			-0.15	+0.07	+0.2	
Transmit Frequency Response	Loss T3	1020	0		Reference			dB
Transmit Trequency Nesponse	Loss T4	2020			-0.15	-0.01	+0.2	_ ub
	Loss T5	3000			-0.15	+0.15	+0.2	
	Loss T6	3400			0	0.4	0.8	
	Loss R1	300			-0.15	-0.03	+0.2	
	Loss R2	1020				Reference		
Receive Frequency Response	Loss R3	2020	0		-0.15	-0.02	+0.2	dB
	Loss R4	3000			-0.15	+0.15	+0.25	
	Loss R5	3400			0	0.56	0.8	
	SD T1		3		35	43		
	SD T2		0		35	41	_	dB
	SD T3		-30		35	38	_	
Transmit Signal to Distortion Ratio	SD T4	1020	-40	*1	28	30	_	
	SD T5		-45		23	25	_	
	SD R1		3		36	43	_	
	SD R2		0		36	41	_	
	SD R3		-30		36	40	_	
Receive Signal to Distortion Ratio	SD R4	1020	40	*1 *2	30	33.5		dB
	3D N4		-4 0		29	32	_	
	SD R5		-45	*2	25	30		
	טח עט		-45		24	27		
	GT T1		3		-0.3	+0.01	+0.3	
	GT T2		-10			Reference		
Transmit Gain Tracking	GT T3	1020	-40		-0.3	0	+0.3	dB
	GT T4		-50		-0.6	-0.03	+0.6	
	GT T5		-55		-1.2	+0.15	+1.2	
	GT R1		3		-0.3	-0.06	+0.3	
	GT R2		-10			Reference		
Receive Gain Tracking	GT R3	1020	-40		-0.3	-0.02	+0.3	dB
	GT R4		-50		-0.6	-0.02	+0.6	
	GT R5		-55		-1.2	-0.27	+1.2	1

^{*1} Psophometric filter is used.

^{*2} Upper columns are specified for the μ -law, lower for the A-law.

AC Characteristics (Continued)

 $(F_S = 8 \text{ kHz}, V_{DD} = 2.7 \text{ V to } 3.8 \text{ V}, Ta = -30^{\circ}\text{C to } +85^{\circ}\text{C})$

			(. 0	• ··· ·=, • oo		,		
Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
	Ni di - T			AIN = SG	— *2	-72.5	00	
Idle Channel Noise	Nidle T	_	_	*1	— "Z	-70.5	-68	dBm0p
	NidleR	_	_	*1 *3	_	-76.5	-74	
Abachita Laval (Initial Difference)	AV T			V _{DD} = 3.0 V	0.338	0.35	0.362	Venna
Absolute Level (Initial Difference)	AV R			Ta = 25°C *4	0.483	0.5	0.518	Vrms
Absolute Level	AV Tt	1020	0	V _{DD} = 2.7 V to 3.8 V	-0.2	_	+0.2	dB
(Deviation of Temperature and Power)	AV Rt			Ta = -30 to 85°C *4	-0.2	_	+0.2	dB
Absolute Delay	Td	1020	0	A to A BCLK = 64 kHz	_	_	0.6	ms
	t _{GD} T1	500			_	0.19	0.75	
	t _{GD} T2	600			_	0.11	0.35	
Transmit Group Delay	t _{GD} T3	1000	0	*5	_	0.02	0.125	ms
	t _{GD} T4	2600			_	0.05	0.125	1
	t _{GD} T5	2800			_	0.07	0.75	
	t _{GD} R1	500			_	0.00	0.75	
	t _{GD} R2	600			_	0.00	0.35	
Receive Group Delay	t _{GD} R3	1000	0	*5	_	0.00	0.125	ms
	t _{GD} R4	2600				0.09	0.125	
	t _{GD} R5	2800			_	0.12	0.75	
Croostelly Attenuation	CR T	1000	0	$TRANS \to RECV$	75	80	_	٩D
Crosstalk Attenuation	CR R	1020	0	$RECV \to TRANS$	70	76		dB

^{*1} Psophometric filter is used.

^{*2} Upper column is specified for the μ -law, lower for the A-law.

^{*3} Input "0" code to PCMIN.

^{*4} AVR is defined at VFRO output.

^{*5} With respect to minimum value of the group delay distortion

AC Characteristics (Continued)

 $(F_S = 8 \text{ kHz}, V_{DD} = 2.7 \text{ V to } 3.8 \text{ V}, Ta = -30^{\circ}\text{C to } +85^{\circ}\text{C})$


Parameter	Symbol	Freq. (Hz)	Level (dBm0)	Condition	Min.	Тур.	Max.	Unit
Discrimination	DIS	4.6 kHz to 72 kHz	0	0 to 4000 Hz	30	32	_	dB
Out-of-band Spurious	S	300 to 3400	0	4.6 kHz to 100 kHz	_	-37.5	-35	dBm0
Intermodulation Distortion	IMD	fa = 470 fd = 320	-4	2fa – fd	_	-52	-35	dBm0
Power Supply Noise Rejection Ratio	PSR T PSR R	0 to 50 kHz	50 mV _{PP}	*6	_	30	_	dB
	t _{SD}					_	200	
Digital Output Dalay Time	t _{XD1}	C 100 r	SE . 1 LCT	т.	20	_	200	ne
Digital Output Delay Time	t _{XD2}	OL = 100	$C_L = 100 \text{ pF} + 1 \text{ LSTTL}$			_	200	ns
	t _{XD3}				20	_	200	

^{*6} Measured under idle channel noise.

TIMING DIAGRAM

PCM Data Input/Output Timing

Transmit Timing



When $t_{XS} \le 1/2 \bullet Fc$, the Delay of the MSD bit is defined as t_{XD1} . When $t_{SX} \le 1/2 \bullet Fc$, the Delay of the MSD bit is defined as t_{SD} .

Receive Timing






Figure 1 Basic Timing

APPLICATION CIRCUIT



* These output signals have amplitudes above and below the offset level of $V_{DD}/2$.

FREQUENCY CHARACTERISTICS ADJUSTMENT CIRCUIT




NOTES ON USE

• To ensure proper electrical characteristics, use bypass capacitors with excellent high frequency characteristics for the power supply and keep them as close as possible to the device pins.

- Connect the AG pin and the DG pin as close as possible. Connect to the system ground with low impedance.
- Mount the device directly on the board when mounted on PCBs. Do not use IC sockets. If the use of IC socket is unavoidable, use the short lead type socket.
- When mounted on a frame, use electro-magnetic shielding, if any electro-magnetic wave sources such as power supply transformers surround the device.
- Keep the voltage on the V_{DD} pin not lower than -0.3 V even instantaneously to avoid latchup that may otherwise occur when power is turned on.
- Use a low noise (particularly, low level type of high frequency spike noise or pulse noise) power supply to avoid erroneous operation and the degradation of the characteristics of these devices.

PACKAGE DIMENSIONS

(Unit: mm)




Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).