$\pi / 4$ Shift QPSK MODEM/ADPCM CODEC

## GENERAL DESCRIPTION

The MSM7584D is a CMOS IC developed for use with digital cordless telephones. The device provides a $\pi / 4$ shift QPSK modem function and a CODEC function which performs transcoding between the voice band analog signal and 32 kbps ADPCM data.
The MSM7584C is ideal for use in a handset of the PHS (Personal Handyphone System).

## FEATURES

( $\pi / 4$ Shift QPSK Modem)

- Built-in root Nyquist filter $(\alpha$ (rolloff rate $)=0.5)$ for the baseband limiter
- Differential I and Q analog outputs
- The DC offset and gain can be adjusted with respect to the differential I and $Q$ analog outputs
- Completely digitized $\pi / 4$ shift QPSK demodulator system
- Input IF signal frequency of 1.2 MHz or 10.8 MHz is available.
- Built-in A/D converter for RSSI detection
(ADPCM CODEC)
- ADPCM : ITU-T Recommendations G. 726 ( 32 kbps )
- Transmit/receive full duplex capability
- PCM interface code format: selectable between $\mu$-law and A-law
- Built-in transmit/receive mute function and transmit/receive programmable gain setting function
- Side tone path formation and level adjustment capabilities
- Built-in DTMF tone and other tones
- Built-in VOX function
- Built-in speech recording/playing interface
- Built-in $150 \Omega$ driving OP AMP
- Built-in various analog switches
(Common)
- Single 3 V power supply ( $\mathrm{V}_{\mathrm{DD}}$ : 2.7 V to 3.6 V )
- Mode setting through serial interface
- Low power consumption

When the modem unit is operating: $\quad 13 \mathrm{~mA}$ Typ. $\left(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\right)$
When the ADPCM CODEC unit is operating: 7 mA Typ. $\left(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\right)$
When in the power down mode : 0.03 mA Typ. $\left(\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}\right)$

- Package:

80-pin plastic TQFP (TQFP80-P-1212-0.50-K) (Product name : MSM7584DTS-K)

## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



80-Pin Plastic TQFP

## PIN AND FUNCTIONAL DESCRIPTIONS (ADPCM CODEC)

## AIN+, AIN-, GSX

Transmit analog inputs and transmit level adjustment pin.
The AIN-input is connected to the inverting input of the internal transmit amplifier and AIN+ input is connected to the non-inverting input. The GSX pin is connected to the output pin of the amplifier.
See Figure 1 for level adjustment.

## VFRO, SAO

Receive analog output and sounder output.
VFRO is a receive filter output pin and SAO is a sounder output pin. These outputs can directly drive the load of over $10 \mathrm{k} \Omega$. When the system is in the power down mode, these outputs become high impedance.

## AOUT+, AOUT-, PWI

Input and outputs for internal operation amplifier.
See Figure 1 for connection. When the system is in the power down mode, these outputs become high impedance. The AOUT- and AOUT+ outputs can directly drive the load of over $150 \Omega$.


Figure 1 Analog Interface

## SGCT, SGCR

Outputs for CODEC analog signal ground.
The output voltage is approximately 1.4 V . Insert $10 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ bypass capacitors (ceramic type) between these pins and the AG pin. When the device is in power down mode, the output is 0 V .
SGCT is used for transmitting and SGCR is for receiving.
The SG voltage if necessary should be used via a buffer.

## AGC

ADPCM CODEC analog ground (0 V).

## DGC

ADPCM CODEC digital ground (0 V).
Since this pin is internally separated from AGC and AGM (modem ground pin), this pin must be connected to these pins as close as possible on the circuit board.

## VDDC

ADPCM CODEC 3 V power supply.
Connect this pin to the MODEM power Supply VDDM as close as possible on the circuit boards.

## PDN3

ADPCM CODEC power down control input.
When this pin is set to " 0 " level, the device enters power down mode.
During normal operation mode, set this pin to " 1 " level.
The power down mode is controlled by CR0-B5 of the control register ORed with the signal from the PDN3 pin. Therefore, when using this pin, set CR0 - B5 to digital " 0 ".

PCMSO
Transmit PCM data output.
This PCM output signal is output from MSB synchronously with the rising edge of BCLK and SYNC.

## PCMSI

Transmit PCM data input.
This signal is converted to the ADPCM data. The PCM signal is shifted in on the falling edge of BCLK. Normally, this pin is connected to PCMSO.

## PCMRO

Receive PCM data output.
The PCM signal is the output signal after ADPCM decoder processing. This signal is serially output from the MSB synchronously with the rising edge of BCLK and SYNC.

## PCMRI

Receive PCM data input.
The PCM input signal is shifted in on the rising edge of BCLK input from MSB. Normally, this pin is connected to PCMRO.

## IS

Transmit ADPCM signal output.
This signal is the output signal after ADPCM encoding, and is serially output from MSB synchronously with the rising edge of BCLK and SYNC. This pin is an open drain output which requires a pull-up resistor and goes to a high impedence state during power-down mode.

## IR

Receive ADPCM signal input.
Input data is shifted in serially from MSB on the rising edge of BCLK synchronously with SYNC.

## BCLK

Shift clock input for the PCM data (PCMSO, PCMSI, PCMRO, PCMRI) and the ADPCM data (IS, IR) .
The frequency ranges from 64 kHz to 2048 kHz .

## SYNC

8 kHz synchronous signal input for transmit/receive PCM and ADPCM data.
This signal should be synchronous with BCLK. SYNC is used for indicating MSB of the transmit serial PCM and ADPCM data stream.

## RXMUTE

Receive voice path mute control input. When this pin is at " 0 " level, the device enters normal mode. When at "1" level, the voice level is muted to the value which has been set by MLV2,MLV1, MLVO.
This pin is internally ORed like CR1-B3. Therefore, when using this pin, set CR1-B3 to digital "0".

## MLV2, MLV1, MLV0

Receive voice path mute level setup signals. See the control register map for control method. These signals are internally ORed with CR1-B2, B1, B0, respectively.
Therefore, when using this pin, set these register data to digital " 0 ".

## VOXO

Transmit VOX function signal output.
VOX function is used to recognize the presence or absence of the transmit voice signal by detecting the signal energy. " 1 " and " 0 " levels on this pin correspond to the presence and the absence, respectively. This result also appears at the register CR7-B7. The signal energy detect threshold is set by the control register data CR6-B6, B5.

## VOXI

Signal input for receive VOX function.
The " 1 " level on VOXI indicates the presence of voice signal, in which case the decoder block processes normal receive signal and the voice signal appears at analog output pins. The "0" level indicates the absence of voice signal, in which case the background noise generated in this device is transferred to the analog output pins. The background noise amplitude is set by the control register CR6. Because this signal is ORed with the register data CR6-B3, the control register data CR6 - B3 should be set to digital "0".

(a) Transmission Side VOX Function Timing Diagram

(b) Receive Side VOX Function Timing Diagram

Note: The VOXO and VOXI pin function are enabled when CR6 - B7 is set to " 1 ".
Figure 2 VOX Function

## (Voice Recording Serial Controller)

## DIO

Input/output pin that outputs write data and to input read data.
Connect this pin to the DIN pin, DOUT pin of the serial registers and the DOUT pin of the serial voice ROM. If neither a serial register nor a serial voice ROM is connected, pull this pin up with an approx. $10 \mathrm{k} \Omega$ resistor.

## $\overline{W E}$

Output that selects the read mode or write mode.
Connect this pin to the $\overline{\mathrm{WE}}$ pin of the serial registers.
SAD
Read/write start address output.
Connect this pin to the SAD pin of the serial registers and the SADX pin of the serial voice ROM.

## $\overline{\text { SAS }}$

Output of clocks for writing serial address.
Connect this pin to the $\overline{\text { SAS }}$ pin of the serial registers and the $\overline{\mathrm{SASX}}$ and $\overline{\mathrm{SASY}}$ pins of the serial voice ROM.

## $\overline{T A S}$

Strobe signal output that sets the serial address which is entered from the SAD pin, to the address counter inside the serial register/serial voice ROM.
Connect this pin to the $\overline{\text { TAS }}$ pins of the serial registers and serial voice ROM.

## RWCK

Output of clocks for reading data from or writing data to the serial registers.
Connect this pin to the $\overline{\text { RWCK }}$ pin of the serial registers and the $\overline{\text { PDCK }}$ pin of the serial voice ROM.

## $\overline{C S 1}, \overline{C S 2}$

Chip select pins.
Connect $\overline{\mathrm{CS} 1}$ to the $\overline{\mathrm{CS}} \mathrm{pin}$ of the serial registers.
Connect $\overline{\mathrm{CS} 2}$ to the $\overline{\mathrm{CS}}$ pin of the serial voice ROM.

## (Modem)

## TXD

384 kbps transmit data input.

## TXCI

Transmit clock input.
When the control register CR14-B6 is " 0 ", a 384 kHz clock pulse synchronous with TXD should be input to this pin. This clock pulse should be continuous because this device use APLL to generate an internal clock pulse.
When CR14-B6 is "1", a 3.84 MHz clock pulse should be input to this pin. When the 3.84 MHz clock pulse is applied, a 384 kHz clock pulse, which is generated by dividing the TXCI by 10 , is output to the TXCO pin. The transmit data, synchronous to the 384 kHz clock pulse, should be input to the TXD. In this case the devices do not use APLL, and the 3.84 MHz clock pulse need not be continuous. (Refer to Fig. 3)

## TXCO

Transmit clock output.
When CR14-B6 is " 0 ", TXCO outputs the 384 kHz clock pulse (APLL output) for monitoring purposes. When CR14-B6 is "1", this pin outputs a 384 kHz clock pulse generated by dividing the TXCI input by 10. (Refer to Fig. 3)

## TXW

Transmit data window signal input.
The transmit timing signal for the burst data is input to this pin. If TXW is " 1 ", the modulation data is output. (Refer to Fig. 3)
(1) $\mathrm{CR} 14-\mathrm{B6}=$ = $0 "$

(2) CR14-B6 = "1"


Figure 3 Transmit Timing Diagram

## BSTO

BSTO is the modulator side burst output position specification signal.
The burst time and position of the I and Qanalog output including the lamp bits are output. (Refer to Fig. 3)

I+, I-
Quadrature modulation signal I Component differential analog output.
Their output levels are $500 \mathrm{mV}_{\mathrm{PP}}$ (maximum) with 1.6 Vdc as the center value. The output pin load conditions are: $\mathrm{R} \geq 10 \mathrm{k} \Omega, \mathrm{C} \leq 20 \mathrm{pF}$. The gain of these pins can be adjusted using the control register CR15-B7 to B4, and the offset voltage at the I- pin can be adjusted using CR16-B7 to B3.

## Q+, Q-

Quadrature modulation signal Q component differential analog outputs.
Their output levels are $500 \mathrm{mV}_{\text {PP }}$ (maximum) with 1.6 Vdc as the center value. The output pin load conditions are: $\mathrm{R} \geq 10 \mathrm{k} \Omega, \mathrm{C} \leq 20 \mathrm{pF}$. The gain of these pins can be adjusted using the control register CR15-B7 to B4, and the offset voltage at the Q- pin can be adjusted by using CR17-B7 to B3.

## SGM

MODEM internal reference voltage output.
The output voltage value is approximately 2.0 V . Insert a bypass capacitor of approximately 0.1 $\mu \mathrm{F}$ between this pin and the AGM pin.
The SG voltage if necessary should be used via a buffer.

## PDN0, PDN1, PDN2

Various power down controls.
PDN0 controls the standby mode/communication mode; PDN1 controls the modulator; PDN2 controls the demodulator. Refer to Table 1 for details.

Table 1 Description of Modem Power Down Control

|  | PDN0 | PDN2 | PDN1 |  | Mode Name |
| :--- | :---: | :---: | :---: | :--- | :--- | :---: |
| Standby <br> Mode | 0 | $0 / 1$ | 0 | Entire system is powered down. The control register is not reset. | Mode A |
|  | 0 | $0 / 1$ | 1 | Modulator unit is powered off. (VREF and PLL also powered off.) <br> Demodulator unit is powered on. | Mode B |
| Commu- <br> nication <br> Mode | 1 | 0 | 0 | Modulator unit is powered off. (VREF and PLL are powered on.) <br> I and Q outputs are in a high impedance state. <br> Only the demodulator clock regenerator unit is powered on. | Mode C |
|  | 1 | 0 | 1 | Modulator unit is powered off. (VREF and PLL are powered on.) <br> land Q outputs are in a high impedance state. <br> Demodulator unit is powered on. | Mode D |
|  | 1 | 1 | 0 | Modulator unit is powered on. <br> Only the demodulator clock regenerator unit is powered on. | Mode E |

## VDDM

+3 V power supply for the modem unit.
Connect this pin to the ADPCM CODEC power supply VDDC on the board.

## AGM

Modem analog signal ground.

## DGM

Modem digital signal ground.
Since this pin is internaly separated from AGM, AGC, and DGC, this pin must be connected to theses pins on the board.

## MCK

Master clock input. The clock frequency is 19.2 MHz .
The master clock must always be input to the ADPCM CODEC and MODEM except the device being in power down mode because the both units share the master clock.
If the input level is less than 2 V , the master clock must be input after DC-component is cut by an approx. 1000 pF capacitor. (See the application circuit example.)

## IFIN

Modulated signal input for the demodulator unit.
The CR14-B4 can select an IF frequency of 1.2 MHz or 10.8 MHz .

## RXD, RXC, RXSC

Receive data, receive clock ( 384 kHz ), receive symbol clock ( 192 kHz ) outputs.
When the power is turned on, outputs in which a clock regeneration circuit selected by SLS appear on these output pin.


Figure 4 Timing Diagram of RXD, RXC, and RXSC

## SLS

Receive side operation slot selection signal.
This device has two clock regeneration circuits and two AFC data memory registers. If SLS is at " 0 " level, slot 1 is selected; if SLS is at " 1 " level, slot 2 is selected.

## RPR

High-speed phase clock control signal input for the clock regeneration circuit.
If this pin is at " 1 " level, the clock regeneration circuit enters the high-speed phase clock mode. When the phase difference is less than a defined value, the circuit shifts to the low-speed phase clock mode automatically. If this pin is at "0" level, the circuit is always in the low-speed phase clock mode.

## AFC/RCW

AFC operation and clock regeneration range specification signal input.
As shown in Figure 5, AFC information is reset when AFC/RCW and RPR go to "1" level. The AFC operation starts after a certain time elapses.
The average number of AFC operation times is small when RPR is at " 1 " level.
The average number of AFC operation times is large when RPR is at " 0 " level.
If AFC/RCW is at " 0 " level, DPLL will not adjust the phase.
(CASE1)


Figure 5 AFC Control Timing Diagram

## (Common)

## RESET

Device reset input.
The control registers CR0 to CR22 all are reset to the initial values by setting this pin to "0" level. The reset width (during "L") should be $200 \mu$ s or more.
Be sure to initialize all the control registers by executing this RESET to keep this pin to digital "0" level for 200 ns or longer after the power is turned on and the $\mathrm{V}_{\mathrm{DD}}$ exceeds 2.7 V .

## R0, R1

Output ports for the control register CR21.
The data written in CR21-B0 and B1 are output on the R0 and R1 pins.
These pins become high impedance when the device is reset.

## DEN, EXCK, DIN DOUT

Serial control ports for the microcontroller interface.
The device has 23 bytes of control registers. Data is written and read by the external CPU using these ports. DEN is an enable signal input, EXCK is a data shift clock signal input, DIN is an address/data input, and DOUT is a data output.
The input/output timing is shown in Fig. 6.


Figure 6 MCU Interface I/O Timing
The control register map is shown in Table 2.
As shown in Fig. 6, data should be written or read in continuous pulses of the EXCK signal or in 16 bits.

## 101 to 107

Input/output for internal analog switches.
See the control register map (CR22) and circuit configuration for connection information and control method.

## TOUT1, TOUT2, TOUT3

Sign bit outputs for the tone generator.
The outputs are controlled by the control register CR22. See the control register map and circuit configuration for connection information and control method.

Table 2 Control Register Map

| Register name | Address |  |  |  |  | Data Description |  |  |  |  |  |  |  | Register function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A4 | A3 | A2 | A1 | A0 | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| CRO | 0 | 0 | 0 | 0 | 0 | A/ $/$ | - | PDN ALL | - | - | $\begin{gathered} \text { SA,VF- } \\ \text { OUT } \end{gathered}$ | $\begin{aligned} & \hline \text { SAO/ } \\ & \text { VFRO } \end{aligned}$ | $\begin{gathered} \text { SA,VF } \\ \text { PDN } \end{gathered}$ | ADPCM control |
| CR1 | 0 | 0 | 0 | 0 | 1 | $\begin{gathered} \text { TX ON/ } \\ \text { OFF } \end{gathered}$ | $\begin{gathered} \text { RX ON/ } \\ \text { OFF } \end{gathered}$ | ADPCM RST | $\begin{gathered} \text { TX } \\ \text { MUTE } \end{gathered}$ | $\begin{gathered} \mathrm{RX} \\ \text { MUTE } \end{gathered}$ | MLV2 | MLV1 | MLVO |  |
| CR2 | 0 | 0 | 0 | 1 | 0 | $\begin{gathered} \text { TX } \\ \text { GAIN3 } \end{gathered}$ | $\begin{gathered} \text { TX } \\ \text { GAIN2 } \end{gathered}$ | $\begin{gathered} \text { TX } \\ \text { GAIN1 } \end{gathered}$ | $\begin{gathered} \text { TX } \\ \text { GAINO } \end{gathered}$ | $\begin{gathered} \mathrm{RX} \\ \text { GAIN3 } \end{gathered}$ | $\begin{gathered} \mathrm{RX} \\ \text { GAIN2 } \end{gathered}$ | $\begin{gathered} \text { RX } \\ \text { GAlN1 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { RX } \\ \text { GAINO } \end{gathered}$ |  |
| CR3 | 0 | 0 | 0 | 1 | 1 | $\begin{gathered} \mathrm{S} \\ \text { TONE2 } \end{gathered}$ | $\begin{gathered} \mathrm{S} \\ \text { TONE1 } \end{gathered}$ | $\stackrel{S}{\text { TONEO }}$ | $\begin{aligned} & \text { TON/ } \\ & \text { OFF } \end{aligned}$ | $\begin{aligned} & \text { Tone } \\ & \text { G3 } \end{aligned}$ | Tone G2 | Tone G1 | $\begin{gathered} \text { Tone } \\ \text { G0 } \end{gathered}$ |  |
| CR4 | 0 | 0 | 1 | 0 | 0 | $\begin{gathered} \text { DTMF/ } \\ 0 T \end{gathered}$ | $\begin{aligned} & \text { TONE } \\ & \text { SEND } \end{aligned}$ | TONE5 | TONE4 | TONE3 | TONE2 | TONE1 | TONEO |  |
| CR5 | 0 | 0 | 1 | 0 | 1 | $\begin{aligned} & \hline \text { SEND/ } \\ & \text { REC } \end{aligned}$ | $\begin{aligned} & \mathrm{ROM} / \mathrm{I} \\ & \mathrm{SR} \end{aligned}$ | $\begin{gathered} 4 \mathrm{MM} 8 \mathrm{M} / \\ 1 \mathrm{M} \end{gathered}$ | - | - | - | CMD1 | CMDO | VOX play mode control |
| CR6 | 0 | 0 | 1 | 1 | 0 | $\begin{gathered} \text { VOX } \\ \text { ON/OFF } \end{gathered}$ | $\begin{gathered} \text { ON } \\ \text { LVL1 } \end{gathered}$ | $\begin{gathered} \text { ON } \\ \text { LVLO } \end{gathered}$ | $\begin{aligned} & \text { OFF } \\ & \text { TIME } \end{aligned}$ | $\begin{aligned} & \text { VOX } \\ & \text { IN } \end{aligned}$ | $\underset{S E \bar{L}}{\text { RX_N }}$ | $\stackrel{\mathrm{N} \overline{\mathrm{~V} 1}}{\stackrel{1}{1}}$ | $\stackrel{\mathrm{N}}{\mathrm{NVO}}$ |  |
| CR7 | 0 | 0 | 1 | 1 | 1 | $\begin{aligned} & \text { VOX } \\ & \text { OUT } \end{aligned}$ | $\begin{array}{\|c\|} \hline \begin{array}{c} \text { Silence } \\ \text { L1 } \end{array} \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \begin{array}{c} \text { Silence } \\ \text { L0 } \end{array} \\ \hline \end{array}$ | - | - | - | BUSY | RPM |  |
| CR8 | 0 | 1 | 0 | 0 | 0 | STO | ST1 | ST2 | ST3 | ST4 | ST5 | ST6 | ST7 |  |
| CR9 | 0 | 1 | 0 | 0 | 1 | ST8 | ST9 | ST10 | ST11 | ST12 | - | - | - |  |
| CR10 | 0 | 1 | 0 | 1 | 0 | SPYO | SPY1 | SPY2 | SPY3 | SPY4 | SPY5 | SPY6 | SPY7 |  |
| CR11 | 0 | 1 | 0 | 1 | 1 | SPO | SP1 | SP2 | SP3 | SP4 | SP5 | SP6 | SP7 |  |
| CR12 | 0 | 1 | 1 | 0 | 0 | SP8 | SP9 | SP10 | SP11 | SP12 | - | - | - |  |
| CR13 | 0 | 1 | 1 | 0 | 1 | CHO | CH1 | CH2 | CH3 | CH4 | - | ADRD | ADWT |  |
| CR14 | 0 | 1 | 1 | 1 | 0 | - | $\begin{aligned} & \text { TXC } \\ & \text { SEL } \end{aligned}$ | $\begin{aligned} & \text { MOD } \\ & \text { OFF } \end{aligned}$ | IFSEL | - | - | - | - | MODEM control |
| CR15 | 0 | 1 | 1 | 1 | 1 | $\begin{gathered} \text { Ich } \\ \text { GAIN3 } \end{gathered}$ | $\begin{gathered} \text { Ich } \\ \text { GAlN2 } \end{gathered}$ | $\begin{gathered} \text { Ich } \\ \text { GAIN } 1 \end{gathered}$ | $\begin{gathered} \text { Ich } \\ \text { GAINO } \end{gathered}$ | $\begin{aligned} & \text { Qch } \\ & \text { GAIN3 } \end{aligned}$ | $\begin{aligned} & \text { Qch } \\ & \text { GAIN2 } \end{aligned}$ | $\begin{aligned} & \text { Qch } \\ & \text { GAIN1 } \end{aligned}$ | $\begin{aligned} & \text { Qch } \\ & \text { GAINO } \end{aligned}$ |  |
| CR16 | 1 | 0 | 0 | 0 | 0 | $\begin{gathered} \text { Ich } \\ \text { Offset4 } \end{gathered}$ | $\begin{gathered} \text { Ich } \\ \text { Offset3 } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { Ich } \\ & \text { Iffset2 } \end{aligned}$ | $\begin{array}{\|c\|} \text { Ich } \\ \text { Offset1 } \end{array}$ | $\begin{gathered} \text { Ich } \\ \text { Offset0 } \end{gathered}$ | - | - | - |  |
| CR17 | 1 | 0 | 0 | 0 | 1 | Qch Offset4 | $\begin{gathered} \text { Qch } \\ \text { Offset3 } \end{gathered}$ | $\begin{gathered} \text { Qch } \\ \text { Offset2 } \end{gathered}$ | $\begin{gathered} \text { Qch } \\ \text { Offset1 } \end{gathered}$ | $\begin{gathered} \text { Qch } \\ \text { Offset0 } \end{gathered}$ | - | - | - |  |
| CR18 | 1 | 0 | 0 | 1 | 0 | $\begin{array}{\|c\|} \hline \text { MODEM } \\ \hline \text { TEST3 } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \text { MODEM } \\ \hline \text { TEST2 } \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { MODEM } \\ \hline \text { TEST1 } \\ \hline \end{array}$ | $\begin{array}{\|c} \hline \text { MODEM } \\ \hline \text { TESTO } \\ \hline \end{array}$ | $\begin{aligned} & \text { Local } \\ & \text { INV1 } \end{aligned}$ | $\begin{aligned} & \text { Local } \\ & \text { INVO } \\ & \hline \end{aligned}$ | - | - |  |
| CR19 | 1 | 0 | 0 | 1 | 1 | AD07 | AD06 | AD05 | AD04 | AD03 | AD02 | AD01 | ADOO | $\begin{aligned} & \text { RSSI A/D } \\ & \text { control } \end{aligned}$ |
| CR20 | 1 | 0 | 1 | 0 | 0 | AD Offset4 | $\begin{gathered} \mathrm{AD} \\ \text { Offset3 } \end{gathered}$ | $\begin{gathered} \text { AD } \\ \text { Affset2 } \end{gathered}$ | $\begin{gathered} \text { AD } \\ \text { Offset1 } \end{gathered}$ | $\begin{gathered} \text { AD } \\ \text { Offset0 } \end{gathered}$ | - | $\begin{gathered} \text { RS } \\ \text { PDN } \\ \hline \end{gathered}$ | - |  |
| CR21 | 1 | 0 | 1 | 0 | 1 | - | - | - | - | - | - | R01 | ROO | General I/0 |
| CR22 | 1 | 0 | 1 | 1 | 0 | $\begin{aligned} & \text { SW1 } \\ & \text { CONT } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW2 } \\ & \text { CONT } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { SW3 } \\ & \text { CONT } \end{aligned}$ | $\begin{aligned} & \text { SW4/5 } \\ & \text { CONT } \end{aligned}$ | $\begin{gathered} \text { AOUT } \\ \text { PDN } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { TOUT3 } \\ & \text { CONT } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { TOUT2 } \\ & \text { CONT } \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \text { TOUT1 } \\ \text { CONT } \\ \hline \end{array}$ | Switches control |

## (RSSI-ADC)

## RSSI, RSGAIN

RSSI input and level adjustment.
RSSI is connected to the inverting input pin of the internal amplifier. RSGAIN is connected to the output pin of the amplifier.
Adjust the gain and DC so that the signal amplitude is between 0.7 V and 2.1 V on the RSGAIN pin. See Fig. 7 for connection.

```
Gain: \(\mathrm{A}=\mathrm{R} 2 / \mathrm{R} 1=1.4 /(\mathrm{Vmax}-\mathrm{Vmin})\)
        if \(\mathrm{R} 1+\mathrm{R} 2 \geq 20 \mathrm{k} \Omega\)
```

DC adjustment value : Vadj $=\mathrm{A} /(1+\mathrm{A}) \times((\mathrm{Vmax}+\mathrm{Vmin}) / 2-1.4)$

Set the register CR20 to the DC adjustment value nearest to Vadj. See the control register map (CR20) for setup values.

## SGRS

Internal reference voltage output for the RSSI - ADC.
The output voltage is 2.0 V . Insert an approx. $0.1 \mu \mathrm{~F}$ bypass capacitor between this pin and the AGM pin.


Figure 7 RSSI-ADC Interface

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | - | -0.3 to +5 | V |
| Analog Input Voltage | $\mathrm{V}_{\text {AIN }}$ | - | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Digital Input Voltage | $\mathrm{V}_{\text {DIN }}$ | - | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS
$\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to 3.6 $\mathrm{V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

|  | Parameter | Symbol | Conditon |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage |  | $V_{D D}$ | - |  | 2.7 | - | 3.6 | V |
| Operating Temperature Range |  | Ta |  |  | -25 | +25 | +70 | ${ }^{\circ} \mathrm{C}$ |
| High Level Input Voltage |  | $\mathrm{V}_{\mathrm{IH}}$ | Input pins fully |  | $\begin{gathered} 0.45 \times \\ V_{D D} \\ \hline \end{gathered}$ | - | $V_{D D}$ | V |
| Low Level Input Voltage |  | VIL | Input pins fully digital |  | 0 | - | $\begin{gathered} 0.16 \times \\ V_{D D} \end{gathered}$ | V |
| Digital Input Rise Time |  | $\mathrm{t}_{\mathrm{l}}$ | Input pins fully digital |  | - | - | 50 | ns |
| Digital Input Fall Time |  | $t_{\text {lf }}$ | Input pins fully digital |  | - | - | 50 | ns |
| Digital Output Load |  | $\mathrm{R}_{\mathrm{DL}}$ | IS (Pull-up resistor) |  | 500 | - | - | $\Omega$ |
|  |  | $\mathrm{C}_{\mathrm{DL}}$ | Input pins fully digital |  | - | - | 100 | pF |
| Bypass Capacitor for SG |  | $\mathrm{C}_{\text {SG1 }}$ | Between SGCT/R and AGC |  | $10+0.1$ | - | - | $\mu \mathrm{F}$ |
| Bypass Capacitor for SG |  | $\mathrm{C}_{\text {SG2 }}$ | Between SGM, AGM and SGRS, AGM |  | 0.1 | - | - | $\mu \mathrm{F}$ |
| Master Clock Frequency |  | $\mathrm{F}_{\text {MCK }}$ | MCK |  | - | 19.2 | - | MHz |
| Master Clock Duty Ratio |  | $\mathrm{D}_{\text {MCK }}$ | MCK |  | 40 | 50 | 60 | \% |
|  | Modulator Side Input | $\mathrm{F}_{\text {TXC1 }}$ | TXCI (When CR14-B6 = "0") |  | - | 384 | - | kHz |
|  | Frequency | $\mathrm{F}_{\text {TXC2 }}$ | TXCI (When CR14-B6 = "1") |  | - | 3.84 | - | MHz |
|  | Clock Duty Ratio | $\mathrm{D}_{\text {CKM }}$ | TXCI, EXCK |  | 40 | 50 | 60 | \% |
|  | IF Input Duty Ratio | $\mathrm{D}_{\text {ClF }}$ | IFIN |  | 45 | 50 | 55 | \% |
|  | Transmit Sync Pulse | $\mathrm{t}_{\text {xsm, }}$, sxm | TXCl $\leftrightarrow$ TXW | Fig. 10 | - | - | 200 | ns |
|  | Setting Time | $\mathrm{t}_{\text {osm, }} \mathrm{t}_{\text {thm }}$ | TXCI $\leftrightarrow$ TXD |  | - | - | 200 | ns |
| H氠000 | Bit Clock Frequency | $\mathrm{F}_{\text {BCK }}$ | BCLK |  | 64 | - | 2048 | kHz |
|  | Synchronous Signal Frequency | $\mathrm{F}_{\text {SYNC }}$ | SYNC, SYNC |  | - | 8.0 | - | kHz |
|  | Clock Duty Ratio | $\mathrm{D}_{\text {CKC }}$ | BCLK, EXCK |  | 40 | 50 | 60 | \% |
|  | Transmit Sync Pulse Setting Time | txsc, tsxc | BCLK $\leftrightarrow$ SYNC | Fig. 8 | 100 | - | - | ns |
|  | Receive Sync Pulse Setting Time | $t_{\text {RSC, }}$ tsRC | BCLK $\leftrightarrow$ SYNC |  | 100 | - | - | ns |
|  | Synchronous Signal Width | $\mathrm{t}_{\text {WSC }}$ | XSYNC, SYNC |  | 1 BCLK | - | 125us-1BCLK | $\mu \mathrm{S}$ |
|  | PCM, ADPCM Setup Time | $\mathrm{t}_{\text {DSC }}$ | - |  | 100 | - | - | ns |
|  | PCM, ADPCM Hold Time | $\mathrm{t}_{\text {DHC }}$ | - |  | 100 | - | - | ns |

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Current (Modem) (When CODEC is in a Power Down State) | IDD1 | Mode A (When $\mathrm{V}_{\text {D }}=3.0 \mathrm{~V}$ ) | - | 0.03 | 0.1 | mA |
|  | IDD2 | Mode B (When $\mathrm{V}_{\text {D }}=3.0 \mathrm{~V}$ ) | - | 4.5 | 10.0 | mA |
|  | IDD3 | Mode C (When $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ ) | - | 4.5 | 10.0 | mA |
|  | $1 \mathrm{IDD4}$ | Mode D (When $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ ) | - | 10.5 | 22.0 | mA |
|  | $1{ }_{\text {DD5 }}$ | Mode E (When $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ ) | - | 8.5 | 18.0 | mA |
|  | $\mathrm{I}_{\text {DD6 }}$ | Mode F (When $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ ) | - | 13.0 | 27.0 | mA |
| Power Supply Current (CODEC) (When Modem is in a Power Down State) | IDD7 | When operating* | - | 7.0 | 15.0 | mA |
|  | IDD8 | (When no signal, and $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ ) | - | 11.0 | 18.0 | mA |
|  | Iddg | When powered down (When $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ ) | - | 0.03 | 0.1 | mA |
| Power Supply Current (RSSI-ADC) | IDD10 | $\begin{aligned} & \text { CR22-B3 = "1" } \\ & \left(\text { When } V_{D D}=3.0 \mathrm{~V}\right) \end{aligned}$ | - | 2.0 | 4.0 | mA |
| Input Leakage Current | $\mathrm{I}_{\text {H }}$ | $V_{1}=V_{D D}$ | - | - | 2.0 | $\mu \mathrm{A}$ |
|  | ILL | $V_{1}=0 \mathrm{~V}$ | - | - | 0.5 | $\mu \mathrm{A}$ |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{IOH}_{\mathrm{OH}}=0.4 \mathrm{~mA}$ | $0.5 \times V_{D D}$ | - | $V_{D D}$ | V |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | $\mathrm{I}_{\text {OH }}=1 \mu \mathrm{~A}$ | $0.8 \times V_{D D}$ | - | $V_{D D}$ | V |
| Low Level Output Voltage | V 0 L | $\mathrm{I}_{\mathrm{OL}}=-1.2 \mathrm{~mA}$ (IS pin is pulled up with $500 \Omega$ resistor) | 0 | 0.2 | 0.4 | V |
| Output Leakage Current | 10 | IS pin | - | - | 10 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | - | - | 5 | - | pF |

* $\mathrm{I}_{\mathrm{DD7}}$ applies when $\mathrm{CRC} 0-\mathrm{B} 0=" 0$ " and CR22 $-\mathrm{B} 3=" 0$ "; $\mathrm{I}_{\mathrm{DD} 8}$ applies when operating in other conditions.


## Analog Interface Characteristics (RSSI - ADC)

| $\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to 3.6 $\mathrm{V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| Input Resistance | RINAD | RSSI | 10 | - | - | $\mathrm{M} \Omega$ |
| Output Resistance Load | R LCAD | RSGAIN | 10 | - | - | $\mathrm{k} \Omega$ |
| Output Capacitance Load | CLAD | RSGAIN | - | - | - | pF |
| Input Voltage Range | VINAD | When a RSGAIN signal is output. | 0.7 | - | 2.1 | V |
| Offset Voltage Adjust Range | OVLAD | - | -600 | - | +640 | mV |
| Offset Voltage Adjust Accuracy | Ovsad | When offset voltage is adjusted per LSB step. | -20 | - | +20 | mV |
| A/D Conversion Resolution | RESAD | One LSB step | - | 5.5 | - | mV |

Digital Interface Characteristics (RSSI - ADC)

| $\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Refer- <br> rence | Min. | Typ. | Max. | Unit |
| Output Delay Time | $\mathrm{t}_{\text {DAD }}$ | Cload $=50 \mathrm{pF}$ | Fig.12 | - | 5 | - | $\mu \mathrm{s}$ |

## Analog Interface Characteristics (Modem)

$\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Resistance Load | RLIQ | $1+, 1-, Q+, Q-$ | 10 | - | - | k $\Omega$ |
| Output Capacitance Load | CLIQ | $1+, 1-, Q+, Q-$ | - | - | 20 | pF |
| Output DC Voltage Level | VDCM | $1+, I-, Q+, Q-(T X W=0)$ | 1.55 | 1.6 | 1.65 | V |
| Output AC Voltage Level | $V_{\text {ACM }}$ | I+, I-, Q+, Q- <br> (For TXD = 0 continuous input) | 340 | 360 | 380 | mV VPP |
| Offset Voltage Difference | $V_{\text {OfF }}$ | Difference among $I_{+}, I-, Q+$ and $Q-$ | -20 | - | +20 | mV |
| Modulator D/A <br> Conversion Sampling Frequency | FSDA | - | - | 1.92 | - | MHz |
| Modulator D/A <br> Conversion Offset Frequency | FCDA | - | - | 380 | - | kHz |
| Output DC Voltage Adjustment Level Range | $\mathrm{D}_{\text {CVL }}$ | - | - | $\pm 45$ | - | mV |
| Output AC Voltage Adjustment Level Range | Acvi | - | - | $\pm 4$ | - | \% |
| Out-of-band Spectrum | P600 | 600 kHz detuning | 60 | - | - | dB |
|  | P900 | 900 kHz detuning | 65 | - | - | dB |
| Modulation Accuracy | Evm | - | - | 1.0 | 3.0 | $\begin{gathered} \hline \% \\ \text { rms } \end{gathered}$ |
| Demodulator Side IF Input Level | IfV | IFIN input level | 0.5 | - | $V_{D D}$ | VPP |
| IFIN Input Impedance | $\mathrm{R}_{\text {IF }}$ | DC impedance | - | 20 | - | $\mathrm{k} \Omega$ |
| SGM Output Voltage | $V_{\text {SGM }}$ | - | - | 2.0 | - | V |
| SGM Output Impedance | RSGM | - | - | 1.5 | - | k $\Omega$ |
| SGM Warm-up Time | TSG | SGM $\leftrightarrow \mathrm{AGM} \quad 0.1 \mu \mathrm{~F}$ <br> (Rise Time to 90\% of max. level) | - | 3 | - | ms |
| MCK Input Level | IX | - | 0.7 | - | 2.0 | VPP |
| MCK Input Impedance | Rx | DC impedance | - | 20 | - | $\mathrm{k} \Omega$ |

## Digital Interface Characteristics (Modem)

$\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Reference | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmit Digital I/O Setting Time | txoM1,2 | Cload $=50 \mathrm{pF}$ | Fig. 10 | 0 | - | 200 | ns |
|  | tхомз,4 |  |  | 0 | - | 400 | ns |
| Receive Digital I/O Setting Time | trom ${ }^{2}$ | Cload $=50 \mathrm{pF}$ | Fig. 11 | 0 | - | 200 | ns |

## Analog Interface Characteristics (CODEC)

| $\left(\mathrm{V}_{\text {DD }}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| Input Resistance | RIIC | AIN+, AIN-, PWI | 10 | - | - | $\mathrm{M} \Omega$ |
| Output Resistance Load | $\mathrm{R}_{\text {LC1 }}$ | GSX | 20 | - | - | $\mathrm{k} \Omega$ |
|  | RLC2 | VFRO, SAO | 10 | - | - | $\mathrm{k} \Omega$ |
|  | RLC3 | AOUT | 150 | - | - | $\Omega$ |
| Output Capacitance Load | CLC1 | GSX | - | - | 100 | pF |
|  | CLC2 | VFRO, SAO | - | - | 100 | pF |
|  | CLC3 | AOUT | - | - | 100 | pF |
| Output Voltage Level (*1) | $V_{0 C 1}$ | GSX ( $\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega$ ) | - | - | 1.3 | $V_{\text {PP }}$ |
|  | $\mathrm{V}_{0}{ }^{\text {c } 2}$ | $\begin{aligned} & \hline \text { VFRO, SAO } \\ & \left(R_{L}=10 \mathrm{k} \Omega\right) \end{aligned}$ | - | - | 1.3 | VPP |
|  | $\mathrm{V}_{0} \mathrm{C} 3$ | AOUT ( $\mathrm{R}_{\mathrm{L}}=150 \Omega$ ) | - | - | 1.3 | VPP |
| Offset Voltage | $V_{\text {OFC1 }}$ | VFRO, SAO | -100 | - | +100 | mV |
|  | $V_{\text {OFC2 }}$ | GSX, AOUT | -20 | - | +20 | mV |
| SGCT, SGCR Output Voltage | $V_{\text {SGC }}$ | SGCT, SGCR | - | 1.4 | - | V |
| SGCT Output Impedance | RSGCT | SGCT | - | 40 | 80 | k $\Omega$ |
| SGCR Output Impedance | RSGCR | SGCR | - | 4 | 8 | k $\Omega$ |
| SGCT Warm-up Time | TsGCt | SGCT $\leftrightarrow A G C \quad 10+0.1 \mu \mathrm{~F}$ <br> (Rise time to $90 \%$ of max. level) | - | 700 | - | ms |
| SGCR Warm-up Time | TSGCR | SGCR $\leftrightarrow A G C \quad 10+0.1 \mu \mathrm{~F}$ (Rise time to $90 \%$ of max. level) | - | 15 | - | ms |
| Analog Switch OFF Resistance | RSWof | SW1 to SW5 | 50 | - | - | $\mathrm{M} \Omega$ |
| Analog Switch ON Resistance | RSWon | SW1 to SW5 | 50 | 100 | 200 | $\Omega$ |

[^0]
## Digital Interface Characteristics (CODEC)

$\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Reference | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Output Delay Time PCM, ADPCM Interface | Ssox, Sosoc | Cload = 50 pF pull-up resistor: $500 \Omega$ Items in parenthesis mean Cload $=10 \mathrm{pF}$, and the pull-up resistor $\leq 2 \mathrm{k} \Omega$ | Fig. 8 | 0 | - | 200 (100) | ns |
|  | txoc, troct |  |  | 0 | - | 200 (100) | ns |
|  | txoc2, Froc2 |  |  | 0 | - | 200 (100) | ns |
|  | txoce, trocs |  |  | 0 | - | 200 (100) | ns |
| Serial Port Digital I/0 <br> Timing Characteristics | $\mathrm{t}_{\mathrm{C} 1}$ | Cload $=50 \mathrm{pF}$ | Fig. 9 | 50 | - | - | ns |
|  | $\mathrm{t}_{62}$ |  |  | 50 | - | - | ns |
|  | $\mathrm{t}_{63}$ |  |  | 50 | - | - | ns |
|  | $\mathrm{t}_{\mathrm{C} 4}$ |  |  | 50 | - | - | ns |
|  | $\mathrm{t}_{\mathrm{C}}$ |  |  | 100 | - | - | ns |
|  | $\mathrm{t}_{66}$ |  |  | 50 | - | - | ns |
|  | $\mathrm{t}_{67}$ |  |  | 50 | - | - | ns |
|  | $\mathrm{t}_{68}$ |  |  | 0 | - | 100 | ns |
|  | $\mathrm{t}_{\mathrm{C}}$ |  |  | 50 | - | - | ns |
|  | $\mathrm{t}_{\mathrm{C} 10}$ |  |  | 50 | - | - | ns |
|  | $\mathrm{t}_{\text {c11 }}$ |  |  | 0 | - | 50 | ns |
|  | $\mathrm{t}_{\text {c12 }}$ |  |  | 200 | - | - | ns |
| EXCK Clock Frequency | $\mathrm{F}_{\text {exck }}$ | EXCK | - | - | - | 10 | MHz |

## Serial Interface Characteristics

| $\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to 3.6 V, $\mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Referrence | Min. | Typ. | Max. | Unit |
| Control Register Data Input | tcrw | Write | Fig. 15 | - | - | 200 | ns |
|  | tcrR | Reset |  | - | - | 200 | ns |
| BUSY Bit | $t_{\text {BSR }}$ | Rising |  | - | - | 10 | $\mu \mathrm{s}$ |
|  | $t_{\text {BSH }}$ | Active time |  | - | - | 450 | $\mu \mathrm{S}$ |
| RPM Bit | trpR | Rising |  | - | - | 10 | $\mu \mathrm{S}$ |
|  | trPF | Falling at Stop command |  | - | - | 135 | $\mu \mathrm{S}$ |

AC Characteristics (CODEC)

*2 P-message filter used

AC Characteristics (CODEC) (Continued)
$\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition |  |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Frequency (Hz) | Level dBm0 | Other |  |  |  |  |
| Idle Channel Noise(*2) | Nidt | - | AIN $=$ SG | - | - | - | $\begin{gathered} -68 \\ (-75.7) \\ \hline \end{gathered}$ | $\begin{aligned} & \text { dBmOp } \\ & \text { (dBmp) } \end{aligned}$ |
|  | NIDLR | - | (*3) | - | - | - | $\begin{gathered} -72 \\ (-79.7) \end{gathered}$ |  |
| Absolute Level (*4) | $A_{V T}$ | 1020 | 0 | GSX2 | 0.285 | 0.320 | 0.359 | Vrms |
|  | Avr |  |  | VFRO | 0.285 | 0.320 | 0.359 | Vrms |
| Power Supply Noise | PSRRT | Noise frequency: 0 kHz to 50 kHz | Noise level: 50 mV PP | - | 30 | - | - | dB |
| Rejection Ratio | $P_{\text {SRRR }}$ |  |  |  | 30 | - | - | dB |

*2 P-message filter used
*3 PCMRI input: "11010101" (A-law), "11111111" ( $\mu$-law)

* $40.320 \mathrm{Vrms}=0 \mathrm{dBm} 0=-7.7 \mathrm{dBm}(600 \Omega)$

ADPCM characteristics are fully compliant with ITU-T Recommendation G.721.

## AC Characteristics (DTMF and Other Tones)

$\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Deviation | DFT1 | DTMF tones |  | -7 | - | +7 | Hz |
|  | DFT2 | Other various tones |  | -7 | - | +7 | Hz |
| Tone Reference Output Level (*5) | $\mathrm{V}_{\text {TL }}$ | Transmit side tone (OOB when gain setting) | DTMF (low group) | -18 | -16 | -14 | dBm0 |
|  | $\mathrm{V}_{\text {TH }}$ |  | DTMF (high group), other | -16 | -14 | -12 | dBm0 |
|  | VRL | Receive side tone <br> (-OdB when gain setting) | DTMF (low group) | -10 | -8 | -6 | dBm0 |
|  | $V_{\text {RH }}$ |  | DTMF (high group), other | -8 | -6 | -4 | dBm0 |
| DTMF Tone Level Relative Value | RDTMF | Vth/Vtl, Vrh/Vrl |  | 1 | 2 | 3 | dB |

*5 Not including programmable gain set values

## AC Characteristics (Gain Settings)

| $\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |  |  |  |
| Transmit/Receive Gain <br> Setting Accuracy | $\mathrm{D}_{\mathrm{G}}$ | For all gain set values | -1 | 0 | +1 | dB |  |  |  |

## AC Characteristics (VOX Function)

$\left(\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{Ta}=-25^{\circ} \mathrm{C}$ to $\left.+70^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmit VOX <br> Detection Time | Tyxon | Silence $\rightarrow$ voice | VOXO pin: See Fig. 2 | - | $10^{*} 6$ | - | ms |
| (Voice and Silence Detection Time) | Tvxof | Voice $\rightarrow$ silence | Voice/silence differential: 10 dB | 140/300 | 160/320 | 180/340 | ms |
| Transmit VOX <br> Detection Level Accuracy (Voice Detection Level) | Dvx | For detection level set values by CR6-B6, B5 |  | -2.5 | 0 | +2.5 | dB |

*6 When single tone at 1000 Hz .

## TIMING DIAGRAM

(ADPCM CODEC)
Transmit Side PCM, ADPCM Timing
BCLK

BCLK
SYNC

IS


## Receive Side PCM, ADPCM Timing



Figure 8 PCM, ADPCM Interface

## Serial Port Timing for Microcontroller Interface



Figure 9 Serial Control Port Interface

## TIMING DIAGRAM

(Modem)
Transmit Data Input Timing


Transmit Clock (TXCO) Output Timing (When CR14-B6 = 1)


Transmit Burst Position (BSTO) Output Timing (When CR14-B6 = 0)


Figure 10 Modem Transmit Side (Modulator Side) Digital I/O Timing
Receive Side Data I/O Timing


Figure 11 Receive Side (Demodulator Side) Digital I/O Timing

## TIMING DIAGRAM

(RSSI - ADC)
RSSI - ADC Output Timing


Notes: 1. AD conversion output data corresponds to the RSSI analog input value between the rising edge of the 6th EXCK clock pulse and the start point of the AD conversion output delay time ( $\mathrm{t}_{\mathrm{DAD}}$ ).
2. Normal AD conversion output data is output approximately 1 ms after the power down mode is cancelled.

Figure 12 RSSI - ADC Output Timing

## TIMING DIAGRAM

(Serial Register Interface)
Address Write/Read Timing

DEN


## Recording/Playback Timing

DEN

EXCK

DIN
(CR5)

CR5 - (B1, B0)

RPM
Serial register I/F


Figure 13 Serial Register Interface

## Mode State Transition Time in Modem



Figure 14 Transition Between Power-Down Mode and Power-ON Mode

## Timing Diagram for Demodulator Control in Modem (Example)



Figure 15 Modem Unit Demodulator Timing Diagram Example

## FUNCTIONAL DESCRIPTION

Control Register Description Table (ADPCM CODEC)
(1) CR0 (Basic Operation Mode Settings)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR0 | A/ $\mu$ | - | PDN <br> ALL | - | - | SA, VF <br> OUT | SAO/VFRO | SA, VF <br> _PDN |
| Initial Value $\left(^{*}\right.$ ) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

* The initial value means a value which is set when the device is reset using the RESET signal.

B7: ..............PCM interface companding selection 0 : $\mu$-law 1 : A-law
B6: ..............Not used
B5: ..............Power down (entire unit) 0: Power ON 1: Power down
ORed with the inverting external power down signal PDN3. When using this data, set PDN3 to "1".
B2: .............Output from VFRO and SAO at a time
0 : Receive side output signals are output from a pin selected by B1.
1: Receive side output signals are output from VFRO and SAO at a time.
B1:..............Receive side output switch control
0 : Receive side output signals appear on the SAO (Sounder Amplifier Output) pin.
1: These signals appear on the VFRO (Receiver Amplifier Output) pin.
B0: ...............Power down control for sounder output amplifier (SAO) and receiver output amplifier (VFRO).
0 : When SAO is selected by CR0-B1, VFRO is powered down.
When VFRO is selected, SAO is powered down.
1: Both SAO and VFRO are powered ON.
B4, B3: .......Not used (These pins are used to test the device. They should be set to "0" during normal operation.)
(2) CR1 (ADPCM Operation Mode Settings)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR1 | TX <br> ON/OFF | RX <br> ON/OFF | ADPCM <br> RESET | TX <br> MUTE | RX <br> MUTE | MLV2 | MLV1 | MLV0 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7: $\qquad$ Transmit side PCM signal ON/OFF. OFF: Idle channel state
B6: $\qquad$ Receive side PCM signal ON/OFF.
OFF: PCM idle pattern is transmitted.
B5: $\qquad$ ADPCM reset (as specified by G. 721)
0: ON
1: OFF
0 : ON
1: OFF
1: reset*
B4:
Transmit side MUTE.
0: Transmit MUTE OFF.
1: Transmit MUTE ON.
Transmit output is in an idle state.
B3: $\qquad$ Receive side MUTE. This bit is ORed with the external control pin RXMUTE.
0: Receive side MUTE OFF.
1: Receive side MUTE ON. The receive side output signals are attenuated by the values represented by a combination of bits B2, B1, and B0 of the CR1. (For voice path only.)
B2, B1, B0: An attenuation value is selected at receive side MUTE (CR1 - B3 = "1") (see Table3). These bits are ORed with the external pins MLV2, MLV1, and MLV0.

Table 3 MUTE Level Settings

| B2 | B1 | B0 | Attenuation value |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0dB loss |
| 0 | 0 | 1 | -6 dB loss |
| 0 | 1 | 0 | -12 dB loss |
| 0 | 1 | 1 | -18 dB loss |
| 1 | 0 | 0 | -24 dB loss |
| 1 | 0 | 1 | -30 dB loss |
| 1 | 1 | 0 | -36 dB loss |
| 1 | 1 | 1 | MUTE (idle state) |

* The rest width should be $125 \mu$ s or more.
(3) CR2 (PCMCODEC Operation Mode Settings and Transmit/Receive Gain Adjustment)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR2 | TX | TX | TX | TX | RX | RX | RX | RX |
|  | GAIN3 | GAIN2 | GAIN1 | GAIN0 | GAIN3 | GAIN2 | GAIN1 | GAIN0 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7, B6, B5, B4: ....... Transmit side signal gain adjustment (see Table 4)
B3, B2, B1, B0: ....... Receive side signal gain adjustment (see Table 4)
Table 4 Receive/Transmit Gain Settings

| Transmit/ <br> receive gain | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| -16 dB | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| -14 dB | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| -12 dB | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| -10 dB | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| -8 dB | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| -6 dB | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| -4 dB | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| -2 dB | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 dB | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 2 dB | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 4 dB | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 6 dB | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 8 dB | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 10 dB | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 12 dB | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 14 dB | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |

The above gain settings table shows the transmit/receive voice signal gain settings and the transmit side gain settings for DTMF tones and other tones. Tone signal transmission is enabled by CR4 - B6 (discussed later), and the gain setting is set to the levels shown below.

DTMF tones (low group): $\qquad$ $-16 \mathrm{dBm} 0$
DTMF tones (high group) and other tones: ... -14 dBm 0
For example, if the transmit gain set value is set to $+8 \mathrm{~dB}(\mathrm{~B} 7, \mathrm{~B} 6, \mathrm{~B} 5, \mathrm{~B} 4)=(0,1,0,0)$, then the following tones appear at the PCMSO pin.

DTMF tones (low group): ............................... -8 dBm 0
DTMF tones (high group) and other tones: ... -6 dBm 0 -3 dBm 0 (mixed tone)

However, the gain of the receive side tone and the gain of the side tones (path from transmit side to receive side) are set by the CR3 register.
(4) CR3 (Side Tone and Tone Generator Gain Adjustment)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR3 | Side Tone | Side Tone | Side Tone | TONE | TONE | TONE | TONE | TONE |
|  | GAIN2 | GAIN1 | GAIN0 | ON/OFF | GAIN3 | GAIN2 | GAIN1 | GAIN0 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7, B6, B5: ........ Side tone gain adjustment (refer to Table 5)
B4:.................... Tone generator ON/OFF 0: OFF 1: ON
B3, B2, B1, B0: . Tone generator Receive side gain adjustment (refer to Table 6)
Table 5 Side Tone Gain Settings

| B7 | B6 | B5 | Side Tone Gain |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | OFF |
| 0 | 0 | 1 | -15 dB |
| 0 | 1 | 0 | -13 dB |
| 0 | 1 | 1 | -11 dB |
| 1 | 0 | 0 | -9 dB |
| 1 | 0 | 1 | -7 dB |
| 1 | 1 | 0 | -5 dB |
| 1 | 1 | 1 | -3 dB |

Table 6 Receive Side Tone Generator Gain Settings

| B3 | B2 | B1 | B0 | Tone Generator Gain | B3 | B2 | B1 | B0 | Tone Generator Gain |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | -32 dB | 1 | 0 | 0 | 0 | -16 dB |
| 0 | 0 | 0 | 1 | -30 dB | 1 | 0 | 0 | 1 | -14 dB |
| 0 | 0 | 1 | 0 | -28 dB | 1 | 0 | 1 | 0 | -12 dB |
| 0 | 0 | 1 | 1 | -26 dB | 1 | 0 | 1 | 1 | -10 dB |
| 0 | 1 | 0 | 0 | -24 dB | 1 | 1 | 0 | 0 | -8 dB |
| 0 | 1 | 0 | 1 | -22 dB | 1 | 1 | 0 | 1 | -6 dB |
| 0 | 1 | 1 | 0 | -20 dB | 1 | 1 | 1 | 0 | -4 dB |
| 0 | 1 | 1 | 1 | -18 dB | 1 | 1 | 1 | 1 | -2 dB |

The receive side tone generator gain settings shown in Table 6 are set with the following levels as a reference.

DTMF tones (low group): $-2 \mathrm{dBm} 0$
DTMF tones (high group) and other tones: ... 0 dBm 0
For example, if the tone generator gain set value is set to $-6 \mathrm{~dB}(\mathrm{~B} 3, B 2, B 1, B 0)=(1,1,0,1)$, then tones at the following levels appear at the $\mathrm{SAO}+/ \mathrm{SAO}-$ or VFRO pin.

DTMF tones (low group):
$-8 \mathrm{dBm} 0$
DTMF tones (high group) and other tones: ... -6 dBm 0

$$
-3 \mathrm{dBm} 0 \text { (mixed tone) }
$$

(5) CR4 (Tone Generator Operation Mode and Frequency Settings)

|  | $\mathbf{B 7}$ | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR4 | DTMF/ <br> OTHERS SEL | TONE <br> SEND | TONE5 | TONE4 | TONE3 | TONE2 | TONE1 | TONE0 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7: $\qquad$ Selection of DTMF signal and other tones ( S tone, F tone, R tone, etc.) 0: Other tones 1: DTMF signal
B6: Transmission side tone transmit 0 : Voice signal transmit 1 : Tone transmit
B5, B4, B3, B2, B1, B0: Tone frequency setting (refer to Table 7)
Table 7 Tone Generator Frequency Settings
(a) When B7 $=1$ (DTMF Tones)

| B5 | B4 | B3 | B2 | B1 | B0 | Description | B5 | B4 | B3 | B2 | B1 | B0 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | 0 | 0 | $697 \mathrm{~Hz}+1209 \mathrm{~Hz}$ | ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | 0 | 0 | $852 \mathrm{~Hz}+1209 \mathrm{~Hz}$ |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | 0 | 1 | $697 \mathrm{~Hz}+1336 \mathrm{~Hz}$ | ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | 0 | 1 | $852 \mathrm{~Hz}+1336 \mathrm{~Hz}$ |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | 1 | 0 | $697 \mathrm{~Hz}+1477 \mathrm{~Hz}$ | ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | 1 | 0 | $852 \mathrm{~Hz}+1477 \mathrm{~Hz}$ |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | 1 | 1 | $697 \mathrm{~Hz}+1633 \mathrm{~Hz}$ | ${ }^{*}$ | ${ }^{*}$ | 0 | 0 | 1 | 1 | $852 \mathrm{~Hz}+1633 \mathrm{~Hz}$ |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 1 | 0 | 0 | $770 \mathrm{~Hz}+1209 \mathrm{~Hz}$ | ${ }^{*}$ | ${ }^{*}$ | 0 | 1 | 0 | 0 | $941 \mathrm{~Hz}+1209 \mathrm{~Hz}$ |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 1 | 0 | 1 | $770 \mathrm{~Hz}+1336 \mathrm{~Hz}$ | ${ }^{*}$ | ${ }^{*}$ | 0 | 1 | 0 | 1 | $941 \mathrm{~Hz}+1336 \mathrm{~Hz}$ |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 1 | 1 | 0 | $770 \mathrm{~Hz}+1477 \mathrm{~Hz}$ | ${ }^{*}$ | ${ }^{*}$ | 0 | 1 | 1 | 0 | $941 \mathrm{~Hz}+1477 \mathrm{~Hz}$ |
| ${ }^{*}$ | ${ }^{*}$ | 0 | 1 | 1 | 1 | $770 \mathrm{~Hz}+1633 \mathrm{~Hz}$ | ${ }^{*}$ | ${ }^{*}$ | 0 | 1 | 1 | 1 | $941 \mathrm{~Hz}+1633 \mathrm{~Hz}$ |

(b) When B7 = 0 (Other than DTMF Tones)

| B5 | B4 | B3 | B2 | B1 | B0 | Description |  | B5 | B4 | B3 | B2 | B1 | B0 | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | $400 / 500 \mathrm{~Hz}$ | 8 Hz Wamble | 1 | 0 | 0 | 0 | 0 | 0 | 1100 Hz | Single tone |
| 0 | 0 | 0 | 0 | 0 | 1 | 800/1 Hz | 8 Hz Wamble | 1 | 0 | 0 | 0 | 0 | 1 | 1142 Hz | Single tone |
| 0 | 0 | 0 | 0 | 1 | 0 | 400/500 Hz | 16 Hz Wamble | 1 | 0 | 0 | 0 | 1 | 0 | 1200 Hz | Single tone |
| 0 | 0 | 0 | 0 | 1 | 1 | 400/1 Hz | 16 Hz Wamble | 1 | 0 | 0 | 0 | 1 | 1 | 1210 Hz | Single tone |
| 0 | 0 | 0 | 1 | 0 | 0 | 667/800 Hz | 16 Hz Wamble | 1 | 0 | 0 | 1 | 0 | 0 | 1250 Hz | Single tone |
| 0 | 0 | 0 | 1 | 0 | 1 | 800/1 Hz | 16 Hz Wamble | 1 | 0 | 0 | 1 | 0 | 1 | 1300 Hz | Single tone |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 k 1.33 kHz | 16 Hz Wamble | 1 | 0 | 0 | 1 | 1 | 0 | 1333 Hz | Single tone |
| 0 | 0 | 0 | 1 | 1 | 1 | 2.7 k 1 kHz | 16 Hz Wamble | 1 | 0 | 0 | 1 | 1 | 1 | 1360 Hz | Single tone |
| 0 | 0 | 1 | 0 | 0 | 0 | 2 k 2.1 kHz | 16 Hz Wamble | 1 | 0 | 1 | 0 | 0 | 0 | 1410 Hz | Single tone |
| 0 | 0 | 1 | 0 | 0 | 1 | $2 \mathrm{k} / 2.7 \mathrm{kHz}$ | 8 Hz Wamble | 1 | 0 | 1 | 0 | 0 | 1 | 1455 Hz | Single tone |
| 0 | 0 | 1 | 0 | 1 | 0 | 2.6 kl 2.7 kHz | 16 Hz Wamble | 1 | 0 | 1 | 0 | 1 | 0 | 1477 Hz | Single tone |
| 0 | 0 | 1 | 0 | 1 | 1 | $3.2 \mathrm{k} / 3.3$ | 16 Hz Wamble | 1 | 0 | 1 | 0 | 1 | 1 | 1500 Hz | Single tone |
| 0 | 0 | 1 | 1 | 0 | 0 | kHz | Hz Wamble | 1 | 0 | 1 | 1 | 0 | 0 | 3310 Hz | Single tone |
| 0 | 0 | 1 | 1 | 0 | 1 | 2 kHz | 16 Hz Wamble | 1 | 0 | 1 | 1 | 0 | 1 | 1600 Hz | Single tone |
| 0 | 0 | 1 | 1 | 1 | 0 | 2.7 kHz | 16 Hz Wamble | 1 | 0 | 1 | 1 | 1 | 0 | 1635 Hz | Single tone |
| 0 | 0 | 1 | 1 | 1 | 1 | 400 kHz | 10 Hz Wamble | 1 | 0 | 1 | 1 | 1 | 1 | 1710 Hz | Single tone |
| 0 | 1 | 0 | 0 | 0 | 0 | $350+440 \mathrm{kHz}$ | Mixed tone | 1 | 1 | 0 | 0 | 0 | 0 | 1800 Hz | Single tone |
| 0 | 1 | 0 | 0 | 0 | 1 | $400+480 \mathrm{kHz}$ | Mixed tone | 1 | 1 | 0 | 0 | 0 | 1 | 1900 Hz | Single tone |
| 0 | 1 | 0 | 0 | 1 | 0 | $480+620 \mathrm{k}$ | Mixed tone | 1 | 1 | 0 | 0 | 1 | 0 | 2000 Hz | Single tone |
| 0 | 1 | 0 | 0 | 1 | 1 | 350 kHz | Single tone | 1 | 1 | 0 | 0 | 1 | 1 | 2100 Hz | Single tone |
| 0 | 1 | 0 | 1 | 0 | 0 | 400 kHz | Single tone | 1 | 1 | 0 | 1 | 0 | 0 | 2200 Hz | Single tone |
| 0 | 1 | 0 | 1 | 0 | 1 | 440 kHz | Single tone | 1 | 1 | 0 | 1 | 0 | 1 | 2285 Hz | Single tone |
| 0 | 1 | 0 | 1 | 1 | 0 | 480 kHz | Single tone | 1 | 1 | 0 | 1 | 1 | 0 | 2400 Hz | Single tone |
| 0 | 1 | 0 | 1 | 1 | 1 | 500 k | Single tone | 1 | 1 | 0 | 1 | 1 | 1 | 2500 Hz | Single tone |
| 0 | 1 | 1 | 0 | 0 | 0 | 53 | Single tone | 1 | 1 | 1 | 0 | 0 | 0 | 2600 Hz | Single tone |
| 0 | 1 | 1 | 0 | 0 | 1 | 571 kHz | Single tone | 1 | 1 | 1 | 0 | 0 | 1 | 2670 Hz | Single tone |
| 0 | 1 | 1 | 0 | 1 | 0 | 620 kHz | Single tone | 1 | 1 | 1 | 0 | 1 | 0 | 2700 Hz | Single tone |
| 0 | 1 | 1 | 0 | 1 | 1 | 667 kHz | Single tone | 1 | 1 | 1 | 0 | 1 | 1 | 2820 Hz | Single tone |
| 0 | 1 | 1 | 1 | 0 | 0 | 727 kHz | Single tone | 1 | 1 | 1 | 1 | 0 | 0 | 2910 Hz | Single tone |
| 0 | 1 | 1 | 1 | 0 | 1 | 800 kHz | Single tone | 1 | 1 | 1 | 1 | 0 | 1 | 3000 Hz | Single tone |
| 0 | 1 | 1 | 1 | 1 | 0 | 888 kHz | Single tone | 1 | 1 | 1 | 1 | 1 | 0 | 3110 Hz | Single tone |
| 0 | 1 | 1 | 1 | 1 | 1 | 1000 kHz | Single tone | 1 | 1 | 1 | 1 | 1 | 1 | 3200 Hz | Single tone |

(6) CR5 (Control of Serial Register I/F)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR5 | SEND/ <br> REC | ROM/ <br> SR | $4 M 8 \mathrm{M} /$ <br> 1 M | - | - | - | CMD1 | CMD0 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7:..............Register I/F connection.
0 : Connection with ADPCM receiver
1: Connection with ADPCM transmitter
B6: .............Switching between voice ROM and serial register.
0 : Serial register
1: Voice ROM
B5:
Capacitance of serial register to be connected.
0: 1 Mbit (MSM6389)
1: 4 Mbit (MSM6684), 8 Mbit (MSM6685)
B1, B0: .......Serial register I/F command (CMD1, CMD0) $=$ (0.0): NOP
(0.1): PLAY
(1. 0): REC (RECORD)
(1. 1): STOP

Note: $\quad$ CMD1 and CMD0 are reset to " 0 " after the instruction is executed.
The PLAY and REC instructions must not be executed when BUSY (CR5-B1) and RPM (CR5 - B0) are set to " 1 ".
(7) CR6 (VOX Function Control)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR6 | VOX <br> ON/OFF | ON <br> LVL1 | ON <br> LVL0 | OFF <br> TIME | VOX <br> IN | RX NOISE <br> LEVEL SEL | RX NOISE <br> LVL1 | RX NOISE <br> LVLO |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7: $\qquad$ VOX function ON/OFF

0: OFF
1: ON
B6, B5: .......Transmit side voice/silence detector level settings (at 1000 Hz )
(0,0): -20 dBm0
(0,1): -25 dBm 0
(1,0): -30 dBm 0
(1,1): -35 dBm 0

B4:.............. Hangover time (refer to Fig. 2) settings $\quad 0: 160 \mathrm{~ms} \quad 1: 320 \mathrm{~ms}$
B3: Receive side VOX input signal

0 : Internal background noise transmit 1:Voicereceivesignal transmit When using this data, set the VOXI pin to " 0 ".
B2: $\qquad$ Receive side background noise level setting 0 : Internal automatic setting 1: Externa setting (by B1, B0)
Internal automatic setting $\rightarrow$ Sets to the voice signal level when B3 (VOXI) changes from " 1 " to " 0 ".
B1, B0: .......External setting background noise level
$(0,0)$ : No noise
(0,1): -45 dBm 0
(1,0): -35 dBm 0
(1,1): - 25 dBm 0
(8) CR7 (Detect Register: Read-only)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR7 | $\begin{aligned} & \text { VOX } \\ & \text { OUT } \end{aligned}$ | Silent Level 1 | Silent Level <br> 0 | - | - | - | BUSY | RPM |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| B7: ........................... Transmit side voice/silence detection $\quad 0$ : Silence 1 : VoiceB6, B5: ............... Transmit side silence level (indicator) |  |  |  |  |  |  |  |  |

Note: These outputs are enabled when the VOX function is turned ON by CR6 - B7.
B4-B2:
Not used
B1:.......................... S
Serial register I/F monitoring.
This bit monitors the Read and Write of addresses at the serial register I/F.
0 : Stop $\quad 1$ : Reading or Writing
B0: $\qquad$ Monitors serial register recording and playback.
0 : Stop 1: Recording or Playing back
(9) CR8 (Start X-address 0 to 7)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR8 | ST0 | ST1 | ST2 | ST3 | ST4 | ST5 | ST6 | ST7 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

CR9 (Start X-address 8 to 12)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR9 | ST8 | ST9 | ST10 | ST11 | ST12 | - | - | - |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

CR8 (B7 to B0), CR9 (B7 to B3) : Recording/playback start X-address storage register
(10) CR10 (Start Y-address 0 to 7)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR10 | SPY0 | SPY1 | SPY2 | SPY3 | SPY4 | SPY5 | SPY6 | SPY7 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

CR10 (B7 to B0) : Recording/playback stop Y-address storage register
(11) CR11 (Stop X-address 0 to 7)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR11 | SP0 | SP1 | $\mathrm{SP2}$ | $\mathrm{SP3}$ | $\mathrm{SP4}$ | $\mathrm{SP5}$ | $\mathrm{SP6}$ | $\mathrm{SP7}$ |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

CR12 (Stop X-address 8 to 12)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR12 | SP8 | SP9 | SP10 | SP11 | SP12 | - | - | - |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

CR11 (B7 to B0), CR12 (B7 to B3) : Recording/playback stop X-address storage register
(12) CR13 (Channel Selection)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR13 | CH0 | CH1 | CH2 | CH3 | CH4 | - | ADRD | ADWT |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7-B3: $\qquad$ Channel selection (all 32 channels are selected by HEX code)
B2:
Not used
B1:.......................... Address Read instruction 0 : NOP
1: When "1" is written in this bit, the start/stop addresses corresponding to the channels specified by B7-B3 are transferred from the channel index area of the serial register to CR8-CR12. These bits are reset to " 0 "s after the addresses are transferred.
B0:
Address write instruction
0: NOP
1: When " 1 " is written in this bit, the start/stop address corresponding to the channel specified by B7-B3 is transfered from CR8 - 12 to the channel index area of the serial register. These bits are reset to " 0 "s after the addresses are transferred.

Note: When BUSY (CR7-B1) and RPM (CR7-B0) are set to "1", writing to ADRD and ADWT is not allowed.

## (Modem)

(13) CR14 (Basic Operation Mode Setting)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR14 | - | TXC <br> SEL | MOD <br> OFF | IFSEL | - | - | TEST1 | TEST0 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7, B3, B2:
Not used
B6:
Transmission timing clock selection
0: TXCI input: 384 kHz TXCO output: APLL 384 kHz output
Transmit data TXD is input synchronously with the rising edge of TXCI. APLL is ON.
1: TXCI input: $3.84 \mathrm{MHz} \quad$ TXCO output: 384 kHz (TXCI divided by 10)
Transmit data TXD is input synchronously with the rising edge of TXCO. APLL is OFF.
B5: .................... Modulation OFF/ON control
0 : Modulation ON 1: Modulation OFF (fixed phase)
B4: $\qquad$ Receive side input IF frequency selection
0: 1.2 MHz
1: 10.8 MHz
B1, B0: $\qquad$ Device test control bits

These bits should be set to " 0 " for normal use.
(14) CR15 (I and Q Gain Adjustment)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR15 | Ich <br> GAIN3 | Ich <br> GAIN2 | Ich <br> GAIN1 | Ich <br> GAIN0 | Qch <br> GAIN3 | Qch <br> GAIN2 | Qch <br> GAIN1 | RX Qch <br> GAIN0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7-B4: ......I+ and I- output gain setting: 3 mV steps (refer to Table 8)
B3-B0: ...... Q+ and Q- output gain setting: 3 mV steps (refer to Table 8)

Table 8 I and Q Channel Amplitude Value

| CR1 - B7 | B6 | B5 | B4 |  |
| :---: | :---: | :---: | :---: | :---: |
| CR1 - B3 | B2 | B1 | B0 | Description |
| 0 | 1 | 1 | 1 |  |
| 0 | 1 | 1 | 0 | 1.036 |
| 0 | 1 | 0 | 1 | 1.030 |
| 0 | 1 | 0 | 0 | 1.024 |
| 0 | 0 | 1 | 1 | 1.018 |
| 0 | 0 | 1 | 0 | 1.012 |
| 0 | 0 | 0 | 1 | 1.006 |
| 0 | 0 | 0 | 0 | 1.000 (Reference Value) |
| 0 | 1 | 1 | 1 | 0.994 |
| 0 | 1 | 1 | 0 | 0.988 |
| 0 | 1 | 0 | 1 | 0.982 |
| 0 | 1 | 0 | 0 | 0.976 |
| 0 | 0 | 1 | 1 | 0.970 |
| 0 | 0 | 1 | 0 | 0.964 |
| 0 | 0 | 0 | 1 | 0.958 |
| 0 | 0 | 0 | 0 | 0.952 |

(15) CR16 (I- Output Offset Voltage Adjustment)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR16 | Ich <br> Offset4 | Ich <br> Offset3 | Ich <br> Offset2 | Ich <br> Offset1 | Ich <br> Offset0 | - | - | - |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7-B3: ......I- output pin offset voltage adjustment (refer to Table 9)
B2 - B0: ......Not used
(16) CR17 (Q- Output Offset Voltage Adjustment)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR17 | Qch <br> Offset4 | Qch <br> Offset3 | Qch <br> Offset2 | Qch <br> Offset1 | Qch <br> Offset0 | - | - | - |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7-B3: ...... Q- output pin offset voltage adjustment (refer to Table 9)
B2 - B0: ...... Not used

Table 9 Ich and Qch Offset Adjustment Values

| CR11-B7 | B6 | B5 | B4 | B3 | Offset Voltage | CR11-B7 | B6 | B5 | B4 | B3 | Offset Voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR12-B7 | B6 | B5 | B4 | B3 | (mV) | CR12-B7 | B6 | B5 | B4 | B3 | (mV) |
| 0 | 1 | 1 | 1 | 1 | +45 | 1 | 1 | 1 | 1 | 1 | -3 |
| 0 | 1 | 1 | 1 | 0 | +42 | 1 | 1 | 1 | 1 | 0 | -6 |
| 0 | 1 | 1 | 0 | 1 | +39 | 1 | 1 | 1 | 0 | 1 | -9 |
| 0 | 1 | 1 | 0 | 0 | +36 | 1 | 1 | 1 | 0 | 0 | -12 |
| 0 | 1 | 0 | 1 | 1 | +33 | 1 | 1 | 0 | 1 | 1 | -15 |
| 0 | 1 | 0 | 1 | 0 | +30 | 1 | 1 | 0 | 1 | 0 | -18 |
| 0 | 1 | 0 | 0 | 1 | +27 | 1 | 1 | 0 | 0 | 1 | -21 |
| 0 | 1 | 0 | 0 | 0 | +24 | 1 | 1 | 0 | 0 | 0 | -24 |
| 0 | 0 | 1 | 1 | 1 | +21 | 1 | 0 | 1 | 1 | 1 | -27 |
| 0 | 0 | 1 | 1 | 0 | +18 | 1 | 0 | 1 | 1 | 0 | -30 |
| 0 | 0 | 1 | 0 | 1 | +15 | 1 | 0 | 1 | 0 | 1 | -33 |
| 0 | 0 | 1 | 0 | 0 | +12 | 1 | 0 | 1 | 0 | 0 | -36 |
| 0 | 0 | 0 | 1 | 1 | +9 | 1 | 0 | 0 | 1 | 1 | -39 |
| 0 | 0 | 0 | 1 | 0 | +6 | 1 | 0 | 0 | 1 | 0 | -42 |
| 0 | 0 | 0 | 0 | 1 | +3 | 1 | 0 | 0 | 0 | 1 | -45 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | -48 |

(17) CR18

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR18 | - | - | - | - | LOCAL <br> INV1 | LOCAL <br> INV0 | - | - |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7-B4: ......Not used
B3, B2: ....... Local inversion mode setting bits
(These bits are used when the demodulator side IF input is phase inverted in the system configuration)
$(0,0)$ : Normal mode
( 1,1 ): Local inversion mode
B1, B0: .......Not used
(18) CR19

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR19 | AD07 | AD06 | AD05 | AD04 | AD03 | AD02 | AD01 | AD00 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7 - B0: ...... 8bit output data from the RSSI-AD converter is written.
The output results are listed in Table 10.
Table 10

| BBBBBBB | RSGAIN pin <br> voltage (V) |
| :---: | :---: |
| 76543210 | 0.7000 |
| 11111111 | 0.7055 |
| 11111110 | to |
| to | 1.3945 |
| 10000001 | 1.4000 |
| 10000000 | 1.4055 |
| 01111111 | to |
| to | 2.0945 |
| 00000001 | 2.1000 |
| 00000000 |  |

(19) CR20 (SRRI-ADC Offset Voltage Adjustment)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR20 | AD <br> Offset4 | AD <br> Offset3 | AD <br> Offset2 | AD <br> Offset1 | AD <br> Offset0 | - | RS <br> PDN | - |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7-B3: ......RSGAIN pin DC adjustment value (Table 11)
Table 11

| CR20 |  |  |  |  | Adjustment Value (mV) | CR20 |  |  |  |  | Adjustment Value (mV) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B7 | B6 | B5 | B4 | B3 |  | B7 | B6 | B5 | B4 | B3 |  |
| 0 | 1 | 1 | 1 | 1 | 600 | 1 | 1 | 1 | 1 | 1 | -40 |
| 0 | 1 | 1 | 1 | 0 | 560 | 1 | 1 | 1 | 1 | 0 | -80 |
| 0 | 1 | 1 | 0 | 1 | 520 | 1 | 1 | 1 | 0 | 1 | -120 |
| 0 | 1 | 1 | 0 | 0 | 480 | 1 | 1 | 1 | 0 | 0 | -160 |
| 0 | 1 | 0 | 1 | 1 | 440 | 1 | 1 | 0 | 1 | 1 | -200 |
| 0 | 1 | 0 | 1 | 0 | 400 | 1 | 1 | 0 | 1 | 0 | -240 |
| 0 | 1 | 0 | 0 | 1 | 360 | 1 | 1 | 0 | 0 | 1 | -280 |
| 0 | 1 | 0 | 0 | 0 | 320 | 1 | 1 | 0 | 0 | 0 | -320 |
| 0 | 0 | 1 | 1 | 1 | 280 | 1 | 0 | 1 | 1 | 1 | -360 |
| 0 | 0 | 1 | 1 | 0 | 240 | 1 | 0 | 1 | 1 | 0 | -400 |
| 0 | 0 | 1 | 0 | 1 | 200 | 1 | 0 | 1 | 0 | 1 | -440 |
| 0 | 0 | 1 | 0 | 0 | 160 | 1 | 0 | 1 | 0 | 0 | -480 |
| 0 | 0 | 0 | 1 | 1 | 120 | 1 | 0 | 0 | 1 | 1 | -520 |
| 0 | 0 | 0 | 1 | 0 | 80 | 1 | 0 | 0 | 1 | 0 | -560 |
| 0 | 0 | 0 | 0 | 1 | 40 | 1 | 0 | 0 | 0 | 1 | -600 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | -640 |

B1: $\qquad$ RSSI - ADC power down control
0: Power down
1: Power ON
B2, B0: .......Not used
(20) CR21 (General I/O)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR21 | - | - | - | - | - | - | R01 | R00 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

B7-B2: ......Not used
B1 - B0: ...... Data written in B1 and B0 is output to the RO1 and RO0 pins.
(21) CR22 (Control of Switches)

|  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CR22 | SW1 | SW2 | SW3 | SW4/5 | AOUT | AOUT3 | AOUT2 | AOUT1 |
|  | CONT | CONT | CONT | CONT | PDN | CONT | CONT | CONT |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



Note: Set the unused bits of CR0 - CR22 to "0".

## DATA CONFIGURATION IN THE EXTERNAL SERIAL REGISTER

## X Address Space

The address space of the external serial register is accessed based on (word direction indicated by the $X$ address $) \times(1 \mathrm{~Kb}$ depth in $Y$ direction $)$. The maximum $X$ address in word direction depends on the total memory capacity of serial registers connected. Since the leading 32 words $(32 \mathrm{~Kb})$ of the serial register are used as the channel index area, X address 020 h onward can be used as the voice data area.

| CR5-B5 | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ |
| :---: | :---: | :---: | :---: |
| Total Memory Capacity <br> (device name) | 1 Mb <br> (MSM6389) | 4 Mb <br> (MSM6684) | 8 Mb <br> (MSM6685) |
| Number of words | 1K words | 4 K words | 8 K words |
| X address* | 000h to 3FFh | 0000h to 0FFFh | 0000h to 1FFFh |

* 0000h to 001Fh are used as the channel index area.


## Y Address Space

For 1 Kb ADPCM data in Y direction, 4 bits $\times 256$ samples $=1024$ bits are stored in the 1 Kb memory area. One Y address is allocated to one sample ( 4 bits ) of ADPCM data and addressing is made with 00h to FFh.


Figure 16 Address Space of 1 Mb Serial Register

## Channel Index Area of the Serial Register

One channel ( 1 Kb ) of the channel index area consists of the 40 bits of address data.
(1) Stop $Y$ address

The Y address is represented by 8 bits and addressing is made with 00 h to FFh .
(2) Start $X$ address, stop $X$ address

The X address is represented by 16 bits (valid 13 bits). If, for example, the serial register is 1 Mb , the 1 K -word X address space is addressed with 000 h to 3 FFh .


Start X address (ST0 to ST12)

| ST0 | ST1 | $\ldots \ldots \ldots-\ldots$ | ST11 | ST12 | - | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Stop Y address (SPYO to SPY7)

| SPYO | SPY1 |  | SPY6 | SPY7 |
| :---: | :---: | :---: | :---: | :---: |

Stop X address (ST0 to SP12)

| SP0 | SP1 | $\ldots-\cdots+-\cdot$ | SP11 | SP12 | - | - | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 17 Channel Index Area of Serial Register

## METHODS OF RECORDING AND PLAYBACK

## Recording Method (See the flow chart in Figure 18)

(1) • Setup the connection between the serial register/ voice ROM and ADPCM transmit-receive system. (See Figure 20) (CR5 - B7)

- Specify the serial register/voice ROM. (CR5 B6)
- Set the external capacity. (CR5 - B5)
- Set the NOP command. (CR5-B1 = "0", B0 = " 0 ")
(2) - Set the start/stop address. (CR8 to CR12)
(3) • Set the channel. (CR13-B7 to B3)
- Set the ADWT (address write) instruction. (CR13 - B1 = "0", B0 = "1")
(4) - The start/stop address of the channel set by the ADWT instruction is stored in the channel index area. When status register BUSY (CR7 - B1) changes from " 1 " to " 0 ", storage is complete.
(5) - Start recording by setting the REC (recording) command (CR5-B1 = "1", B0 = "0").
(6) - Check the recording start with the status register RPM bit (CR7 - B0 = "1").
(7) • To interrupt during recording, set the STOP (stop) command (CR5 - B1 = "1", B0 = "1"). In this case, to store the address counter contents in the channel index area as a new stop address, the following settings are required:
- Set the channel.
- Set the ADWT instruction.
- When the BUSY bit changes from "1" to " 0 ", settings are complete.
(8) - When the address counter reaches the stop address, recording is complete. Check completion of recording with RPM bit = "0".

(1) CR5
(2) CR8 to 12

(3) CR13
(4) CR7
(5) CR5

Recording start
(6) CR7

Recording start check
(7) CR5

Recording stop
CR13
CR7
(8) CR7

Recording completion check

Figure 18 Flow Chart of Recording

## Playback Method (See the flow chart in Figure 19)

(1) - Set up the connection between the serial register/voice ROM and ADPCM transmit-receive system. (See Figure 20) (CR5 B7)

- Specify the serial register/voice ROM. (CR5-B6)
- Set the external capacity. (CR5 B5)
- Set the NOP command. (CR5 B1 = "0", B0 = "0")
(2) - Set the channel. (CR13-B7 to B3)
- Set the ADRD (address read) instruction. (CR13-B1 = "1", B0 = "0")
(3) $\cdot$ The start/stop address of the channel set by the ADRD instruction is fetched from the channel index area.
When status register BUSY (CR7 - B1) changes from "1" to "0", fetching is complete.
(4) $\cdot$ Start playback by setting the PLAY (playback) command (CR5 - B1 = "0", B0 = "1").
(5) - Check the playback start with the status register RPM bit (CR7 - B0 = "1").
(6) $\cdot$ To stop playback set the STOP command (CR5 - B1 = "1", B0 = "1").
(7) - When the address counter reaches the stop address, playback is complete.
Check completion of playback with RPM bit = "0".


Figure 19 Flow Chart of Playback

## SIGNAL FLOW IN RECORDING/PLAYBACK

When the serial register is connected to each ADPCM transmitter and receiver, the flow of recording/playback signal is as follows:

Transmit-side recording
(CR5 - B7 = "1" + REC)


Receive-side recording (CR5 - B7 = "0" + REC)


Transmit-side playback
(CR5 - B7 = "1" + PLAY)


Receive-side playback
(CR5 - B7 = "0" + PLAY)


Figure 20 Signal Flow in Transmit/Receive Side Recording/Playback


## FEDL7584D-02

## PACKAGE DIMENSIONS

(Unit : mm)


Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.
Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.


[^0]:    ${ }^{*} 1-7.7 \mathrm{dBm}(600 \Omega)=0 \mathrm{dBm} 0,+3.14 \mathrm{dBm} 0=1.30 \mathrm{~V}_{\text {PP }}$ (A-law)
    $-7.7 \mathrm{dBm}(600 \Omega)=0 \mathrm{dBm} 0,+3.17 \mathrm{dBm} 0=1.30 \mathrm{~V}_{\mathrm{PP}}(\mu$-law $)$

