# **OKI** Semiconductor

This version: Jan. 1998 Previous version: Nov. 1996

# MSM7557

Single Chip MSK Modem with Compandor for Cordless Telephone

#### **GENERAL DESCRIPTION**

The MSM7557 is a single chip MSK modem with base band voice processor for cordless telephone. The MSM7557 voice transmit block consists of high pass filter, compressor, pre-emphasis, limiter and splatter filter.


Voice receive block consists of Band pass filter, De-emphasis and Expander.

#### **FEATURES**


- Available to transmit modem signal and also transmit base band voice signal through wireless transmission path (0.3 kHz to 3.4 kHz)
- Built-in compandor circuit
- Upper limit of voice band (3306 Hz/3400 Hz/3500 Hz) is selectable
- Modem bit rate (2400/1200 bps) is selectable
- Transmit function and receive function operate separately
- Emphasis mode selectable
- Built-in bit synchronous detector and frame synchronous detector
- Built-in limiter level generator and external limit voltage input
- Dynamic range selectable
- Built-in crystal oscillator circuit
- Wide range power supply voltage (2.7V ~ 5.5V)
- Package:

56-pin plastic QFP (QFP56-P-910-0.65-2K) (Product name: MSM7557GS-2K)

# **BLOCK DIAGRAM**



#### **PIN CONFIGURATION (TOP VIEW)**




Notes: The pin 49 should be used for  $V_{DD}$ .

The pin 21 should be connected to  $V_{DD}$  or opened.

NC: No connect pin

# **PIN DESCRIPTION**

Name		Description									
	Transmit	data input.									
	The data o	on SD pin are took into MSK modulator and the	e data are available on the positive edge of ST.								
SD	Mod inpu In order to s transmitted	ME  Input  ST  Julator t data  Synchronize a receive modem, more than 18bit before data transmission. If S/N ratio of the receiver modern than 18bit before data transmission.									
		rnchronous signal synchronizes the receiver. ta timing clock output.									
ST		l "0" is put on ME pin, ST is fixed to digital "1" le	evel.								
		ath selection.									
	EMP	Transmit side	Receive side								
EMP	0	Pre-emphasis circuit is bypassed to the path	De-emphasis circuit is bypassed to the path								
	1	Pre-emphasis circuit is connected to the	De-emphasis circuit is connected to the								
		path	path								
LIM	Deviation limiter control. Voice signal maximum Rf modulation level is controlled by connecting external reference voltage to this pin. Input impedance of this pin is about 200 k $\Omega$ . When this pin is left open, internal reference voltage is used as the clamp level. Internal clamp level is as follows.										
	DYN	Internal clamp level	Limiter level								
	0	0.50 V	−9 dBV								
	1	1.26 V	−1 dBV								
		clamp level is made by internal reference volt mp level is made by internal operational ampli	5								



Name	Description									
OMDI	Compresso	r circuit input.								
CMPI	Α 0.47 μF α	apacitor shoul	ld be connected b	etween CMPI and TVIO.						
	Dynamic rai	nge control in	put.							
	For an application of which $V_{DD}$ is always higher than 4.5 V (Base station), by setting DYN = "1",									
	modem transmit carrier level, typical input signal level, limiter clamp level and compandor									
DYN	standard input level are up about 8dB to improve S/N ratio.									
		For an application of which $V_{DD}$ is lower than 4.5 V (Hand-set) DYN shall be digital "0".								
			with the RF part,	one solution is to put digital "0" on DYN pin for both Base						
	station and Handset.									
				age is half of V <sub>DD</sub> .						
SG		_		wer and to ensure the device performance, it is necessary to						
			more than 1μF b	etween SG and V <sub>DD</sub> in close physical proximity to the device.						
GND	Ground pin,	(0V).								
		alog signal ou	•							
	According to control data on ME and TVE, TAO is set as follows.									
		ME	TVE	TAO						
TAO		0	0	No signal output (potential = SG)						
		0	1	Voice signal output						
		1	X	MSK modulator output						
				X : Don't care						
-	Receive voice signal output.									
	RVO pin state is defined by RVE control.									
	p o		,, <u> </u>							
RV0		RVE		RVO						
		0	Output disable	(potential = SG)						
		1	Output enable							
CE1	Capacitor co	onnection pins	s to remove DC o	ffset of the expander.						
CE2			•	pin should be connected.						
CE3N			· ·	r attack time and recovery time.						
CE3P	When DYN is digital "0" level, a 0.22 $\mu\text{F}$ capacitor should be connected between CE3N and CE3P.									
		and when DYN is digital "1" level, a 0.47 μF capacitor should be connected between them.								
RAIO	Receive side amplifier input (RAI) and output (RAIO).									
RAI			ilter is needed like	e TVIO and TVI.						
		O and TVI pin								
CSH		•		set of the modem shaper circuit.						
	Аιμεсара	citor snould b	e connected bety	veen GND pin and CSH.						

Name				Function						
SEC	Device test input.									
OLO	SEC shall be c	onnected to G	ND.							
	Voice band sel	ect.								
DOIG	_	RCK1	RCK	(2 Upper I	Upper Limit of Voice Band					
RCK1		0	0 1			Iz				
RCK2		Χ	0		3400 H	Iz				
	_	1	1		3500 H	Iz				
	Compandor pa	ath selection.								
D) (D	ВҮР		Transmi	it side	Receive side					
BYP	0	Compress	or is conn	ected to the path.	Expander is connected to the path.					
	1	Compress	or is bypa	ssed to the path.	Expander is bypassed to the path.					
	Modem data si	ignaling rate s	select pin.	Date signaling	ı rate	-				
BR		_	0	1200 bps		-				
		_	1	2400 bps		-				

Name			Function								
	Frame s	synchro	nous signal detector control.								
	When d	igital "(	)" is applied to this pin, FD pin is fixed to "0" level. $$ RT and $$ RD $$ al	ways work.							
FDE	When digital "1" is applied to this pin, frame synchronous detector works, and RT and RD pins are fixed										
	to "1" level untill synchronous signal detector detects frame synchronous signal and FD becomes "1" level.										
	Refer to Fig.3 (receive signal timing).										
	Bit synd	Bit synchronous signal detector control.									
	When B	When BIT and FDE pins are digital "1" level and when bit synchronous signal and frame synchronous									
BIT	signal a	signal are detected continously, FD becomes digital "1".									
DIT	When B	IT pin	is digital "0" level and FDE pin is digital "1" level and when 16-bit	frame synchronous							
	signal is	s detec	ted, FD pin becomes digital "1" level.								
	Refer to	FPS p	in detection.								
	Frame s	synchro	nous pattern control.								
	BIT	FPS	Detect pattern	Receiver							
	0	0	1001 0011 0011 0110 (=9336H)	Handset side							
FPS	0	1	1100 0100 1101 0110 (=C4D6H)	Base station							
	1	0	1010 1001 0011 0011 0110 (=A9336H)	Handset side							
	<u></u>	1	1010 1100 0100 1101 0110(=AC4D6H)	Base station							
		•	(Note : This pattern is for Japanese Cord								
	Frame s	svnchro	nous detector output.	, ,							
	When receive data correspond to detection pattern, FD pin is held to digital "1" level.										
FD	When FDE is applied to digital "0" level, FD pin is reset to digital "0" level.										
	And at the full power down state (PDN = "1", RVE = "0" ), FD pin is reset to digital "0" level.										
	Demod	ulator s	perial data output.								
RD	Demodulator serial data output.  The data are synchronized with the re-generated timing clock of RT.										
	When FDE is digital "1" level and also FD is digital "0" level, RD is fixed to digital "1" level.										
			ming clock output.								
	This sig	nal is r	e-generated by internal digital PLL. The falling edge of this clock	coutput is coincident							
DT	with the	with the transitions of RD.									
RT	The risi	ng edg	e of RT can be used to latch the valid receive data.								
	When F	DE pin	is applied to digital "1" level and also FD pin output digital "0" lev	el, RT pin is fixed to							
	digital "	digital "1" level. Refer to Fig.3.									
RVE	Receive	voice	signal control.								
IIVL	Refer to	RV0 p	oin description.								
	Power	supply	<i>I</i> .								
$V_{DD}$	This d	evice is	s sensitive to power supply noises as switched capacitor tequnic	ques are utilized.							
• טט	A bypa	ass cap	acitor of more than 10 $\mu\text{F}$ between $V_{DD}$ and GND pin should be	connected to ensure							
	the pe	rforma	nce.								

Name	Function											
	Power down Power down			led by Pl	DN, ME,	RVE, and TVE.						
		PDN	PDN ME		TVE	Voice control path	Transmit side modem	Receive side modem				
	Mode1	1	Χ	0	Х	OFF	OFF	OFF				
PDN	Mode2	1	Χ	1	Х	OFF	OFF	ON				
1 DIV	Mode3	0	1	0	0	OFF	ON	ON				
	Mode4		oth	ners		ON	ON	ON				
	X : Don't care											
X1 X2	At the full power down mode(PDN = "1" and RVE = "0"), the demodulator circuit and FD pin are reset.  When V <sub>DD</sub> is turned ON, the demodulator circuit and FD pin should be reset by setting Mode1.  Crystal connection.  3.6864 MHz crystal shall be connected.  When an external master clock is applied, the clock should be supplied to X2 pin via a 200 pF capacitor for AC coupling and X1 should be opened.											
ME	MSK moudulator output.  When digital "1" is applied to this pin, MSK modulator is connected to the splatter filter.  Refer to TAO pin description.											
TVE	Transmit sid Refer to TAO		-									

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit	
Power Supply Voltage	$V_{DD}$	Ta = 25°C	-0.3 to +7.0		
Analog Input Voltage *1	VIA	Refer to GND	0.0 to Von . 0.0	V	
Digital Input Voltage *2	V <sub>ID</sub>	neiei io divid	-0.3 to VDD + 0.3		
Storage Temperature	T <sub>STG</sub>	_	-55 to +150	°C	

<sup>\*1 :</sup> LIM, VR2, TVI, RAI, CMPI

# **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Cond	Condition		Тур.	Max.	Unit
Power Supply Voltage	V <sub>DD</sub>	from	DYN = "0"	2.7	3.6	5.5	V
rower Supply voltage	טט י	GND level	DYN= "1"	4.5	5.0	5.5	V
Operating Temperature	T <sub>op</sub>	$V_{DD} = 2.7$	V to 5.5 V	-30	+25	+70	°C
Crystal Oscillating Freq.	f <sub>X'TAL</sub>	_	_	3.6860	3.6864	3.6868	MHz
Data Signaling Rate	т.	BR	= 0"	_	1200	_	bit/sec
	T <sub>S</sub>	BR = "1"		_	2400	_	DIL/Sec
C4, C5, C11, C12, C15	_	_		_	1.0	_	
06 010	_	DYN = "0"		_	0.22	_	
C6, C13	_	DYN	= "1"	_	0.47	_	
C7, C8	_	_	_	_	1.0	_	μF
C9, C10	_	RL≥	40kΩ	_	0.22	_	
C14	_	_		_	10	_	
C19		_			0.47		
C20, C21	_	_	_	_	20	_	pF

<sup>\*2 :</sup> SD, EMP, DYN, SEC, RCK1, RCK2, BYP, BR, FDE, BIT, FPS, RVE, PDN, X2, ME, TVE

#### **ELECTRICAL CHARACTERISTICS**

#### **DC Characteristics**

 $\left(\begin{array}{c} \text{DYN} = "0" : V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, \text{Ta} = -30 ^{\circ}\text{C to } 70 ^{\circ}\text{C} \\ \text{DYN} = "1" : V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, \text{Ta} = -30 ^{\circ}\text{C to } 70 ^{\circ}\text{C} \end{array}\right)$ 

Parameter	Symbol	Condit	Condition		Тур.	Max.	Unit	
	I <sub>DD</sub>	Normal	3.6 V	_	9.0	18	mA	
	טטי	mode (mode 4)	5.5 V	_	14.0	24	ША	
Power Supply Current *1	I <sub>DDS1</sub>	Power down mode 1	5.5 V	_	1.0	20	μА	
rower Supply Guitent 1	I <sub>DDS2</sub>	Power down mode 2	3.6 V	_	3.8	7.0	· mA	
	I <sub>DDS3</sub>	Power down mode 3	3.0 V	_	4.6	9.0		
Input Leakage Current *2	I <sub>IL</sub>	V <sub>IN</sub> = 0 V		-10		+10	μА	
Input Loakage outront 2	I <sub>IH</sub>	V <sub>IN</sub> = V	DD D	-10	_	+10	μΑ	
Input Voltege *2	I <sub>IL</sub>			0	_	0.2V <sub>DD</sub>		
iliput voltege 2	I <sub>IH</sub>			0.7V <sub>DD</sub>	_	$V_{DD}$	V	
Output Voltege *3	$V_{OL}$	$I_{0L} = -20 \mu A$		0	_	0.1V <sub>DD</sub>	V	
output voitege 3	$V_{OH}$	I <sub>OH</sub> = 20	μΑ	0.8V <sub>DD</sub>	_	$V_{DD}$		

<sup>\*1</sup> Refer to PDN pin description

<sup>\*2</sup> SD, EMP, DYN, SEC, RCK1, RCK2, BYP, BR, FDE, BIT, FPS, RVE, PDN, ME, TVE

<sup>\*3</sup> ST, FD, RD, RT

#### **AC Characteristics**

 $\left(\begin{array}{c} \text{DYN} = "0" : V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, \, \text{Ta} = -30 ^{\circ}\text{C to } 70 ^{\circ}\text{C} \\ \text{DYN} = "1" : V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, \, \text{Ta} = -30 ^{\circ}\text{C to } 70 ^{\circ}\text{C} \end{array}\right)$ 

Paramete	er	Symbol	Cond	ition	Min.	Тур.	Max.	Unit	
		f <sub>M1</sub>	SD = "1"	BR = "0"	1199	1200	1201		
Transmit		fs <sub>1</sub>	SD= "0"	ME= "1"	1799	1800	1801	Hz	
Carrier Frequenc	;y	f <sub>M2</sub>	SD = "1"	BR = "1"	1199	1200	1201	112	
		f <sub>S2</sub>	SD= "0"	ME= "1"	2399	2400	2401		
Transmit		V	D1 D0	DYN = "0"	-11	-9	-7		
Carrier Level		V <sub>OX</sub>	R1 = R2	DYN = "1"	-3	-1	+1	dBV	
Receive Carrier Input Level		V <sub>IR</sub>			-32	_	-2	ubv	
	1200	B <sub>ER</sub>		8 dB	_	1 × 10 <sup>-3</sup>	_	_	
Bit Error Rate	bps		Defined at	10 dB	_	5 × 10 <sup>-5</sup>	_		
Dit Lift Hate	2400			11 dB	_	1 × 10 <sup>-3</sup>	_		
	bps			13 dB	_	5 × 10 <sup>-5</sup>	_		
Number of PLL Lock-in Data Bits *1		v	Number of data bits required for the PLL to be locked in within the phase difference of 22.5° or less Number of data bits required for the PLL to be locked in within the phase difference of 90° or less		_	_	18	bit	
		V <sub>IR</sub>			_	_	11	JIL	

<sup>\*1</sup> Receive MSK signal is bit synchronous signal (modulated signal of alternating "0", "1" pattern).

### **Voice Signal Interfaces**

 $\left(\begin{array}{c} \text{DYN} = "0" : V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, \, \text{Ta} = -30 ^{\circ}\text{C to } 70 ^{\circ}\text{C} \\ \text{DYN} = "1" : V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, \, \text{Ta} = -30 ^{\circ}\text{C to } 70 ^{\circ}\text{C} \end{array}\right)$ 

Para	meter	Symbol	Cond	lition	Min.	Тур.	Max.	Unit
RVO Maximi	um Output	W.	fin = 1 kHz	DYN = "0"	_	_	-6	
Signal Level		V <sub>OUT</sub>	BYP = "0" *1	DYN = "1"	_	_	+2	-IDV
Limaitan Olam		V <sub>LIM</sub>	fin = 1 kHz	DYN = "0"	-10	-9	-8	dBV
Limiter Giam	Limiter Clamp Level		LIM = open	DYN = "1"	-2	-1	0	
Transmit Ou	tput Distortion	H <sub>DT</sub>	fin = 1 kHz, -	12 dBV	_	-40	_	
Receive Out	put Distortion	H <sub>DR</sub>	BYP = "0", EM	P = "1"	_	-40	_	40
Transmit Ga	in	G <sub>T</sub>	fin = 1 kHz, B	/P = EMP = "1"	-1.5	-0.2	+1	dB
Receive Gair	ı	$G_R$	fin = 1 kHz, B	/P = EMP = "1"	-1.5	-0.2	+1	
Transmit Idle	e Noise	H <sub>IT</sub>	BYP = "0"			-51	_	
Receive Idle	Noise	H <sub>IR</sub>	EMP = "1"		_	-85	_	4D//
Cross Talk	R <sub>CV.</sub> →T <sub>ran.</sub>	C <sub>TT</sub>	RAIO = -2 dB	V *2	_	-75	-60	dBV
	T <sub>ran.</sub> →R <sub>CV.</sub>	C <sub>TR</sub>	TVIO = -2 dB\	/ 2		-80	-60	
		FT1	EMP = "1"	100 Hz	_	-28	-23	
Transmit Filt	or	FT3	BYP = "1"	300 Hz	-12.5	-10.5	-8.5	
Response	. <del>.</del>	FT25	RCK2 = "0"	2.5 kHz	+6.5	+8.0	+9.5	
nespunse		FT34	Ref. = 1 kHz	3.4 kHz	+8.5	+10.5	+12.5	
		FT60	nei. = i knz	6 kHz	_	-40	-30	40
		FR1	EMP = "1"	100 Hz	+1.5	+3.0	+4.5	dB
Receive Filte	ır	FR3	BYP = "1"	300 Hz	+8.0	+9.5	+11.0	
	i	FR25	RCK2 = "0"	2.5 kHz	-9.5	-8.0	-6.5	
Response		FR34	Ref. = 1 kHz	3.4 kHz	-12.5	-10.5	-8.5	
		FR60	ndi. = i k∏Z	6 kHz	_	-40	-30	

<sup>\*1</sup>  $S/D \ge 20 dB$ 

<sup>\*2</sup> fIN = 1 kHz, BYP = EMP = "1"

$$\left(\begin{array}{c} {\rm DYN}="0":V_{DD}=2.7~V~to~5.5~V,\,Ta=-30^{\circ}C~to~70^{\circ}C\\ {\rm DYN}="1":V_{DD}=4.5~V~to~5.5~V,\,Ta=-30^{\circ}C~to~70^{\circ}C \end{array}\right)$$

	Parameter	Symbol	Condit	ion	Min.	Тур.	Max.	Unit	
	Standard Input	V		DYN = "0"	-16.1	-13.7	-11.3		
	Level	$V_{ICS}$	£ 41.11-	DYN = "1"	-7.1	-5.5	-3.9	-IDV	
	Maximum Input	V	f <sub>IN</sub> = 1 kHz	DYN = "0"	_	_	-7	dBV	
_	Level	V <sub>ICM</sub>		DYN = "1"	_	_	+1.0		
Compressor	Output	GC2		-20 dB	-10.6	-9.9	-9.2		
npre	Level *3	GC4	f <sub>IN</sub> = 1 kHz	–40 dB	-21.0	-19.8	-18.6	dB	
Co	Level 3	GC5		-60 dB		-29.5	_	1	
	Attack Time	T <sub>AT1</sub>	DYN = "0", C6 = 0	.22 μF	_	3.4	_		
	Allack Tille	$T_{AT2}$	DYN = "1", C6 = 0	.47 μF	_	3.5	_	ms	
	Recovery Time	T <sub>RE1</sub>	DYN = "0", C6 = 0	.22 μF	_	17	_		
		T <sub>RE2</sub>	DYN = "1", C6 = 0	.47 μF	_	16	_		
	Standard Input	$V_{IES}$		*4	-12.9	-10.8	-8.7	dBV	
	Level			*5	-13.3	-11.2	-9.1		
	D.A		f <sub>IN</sub> = 1 kHz	*6	-4.7	-3.1	-1.5		
	Maximum	$V_{IEM}$		DYN = "0"	_	_	-6		
der	Output Level			DYN = "1"	_	_	+2		
Expander	Output	GE1		-10 dB	-21.5	-20	-18.3		
Ä	Level	GE2	f <sub>IN</sub> = 1 kHz *3	-20 dB	-42.2	-40	-37.5	dB	
	Level	GE3		-30 dB		-59			
	Attack	$T_{AT3}$	DYN = "0", C13 =	0.22 μF	_	3.4	_		
	Time	$T_{AT4}$	DYN = "1", C13 =	0.47 μF	_	3.5	_	ms	
	Recovery	T <sub>RE3</sub>	DYN = "0", C13 =	0.22 μF	_	17	_		
	Time	T <sub>RE4</sub>	DYN = "1", C13 =	0.47 μF	_	16	_		

<sup>\*3 0</sup> dB is defined as the input level and the output level when the standard input level is input.

<sup>\*4</sup>  $V_{DD} = 3.6 \text{ V}$ , DYN = "0"

<sup>\*5</sup>  $V_{DD} = 5.0 \text{ V}, \text{DYN} = "0"$ 

<sup>\*6</sup>  $V_{DD} = 5.0 \text{ V}$ , DYN = "1"

#### **Common Characteristics**

 $\left(\begin{array}{c} \text{DYN} = "0" : V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, \text{Ta} = -30^{\circ}\text{C to } 70^{\circ}\text{C} \\ \text{DYN} = "1" : V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}, \text{Ta} = -30^{\circ}\text{C to } 70^{\circ}\text{C} \end{array}\right)$ 

Parameter	Symbol	Condition	Condition		Тур.	Max.	Unit
Input Resistance	R <sub>IA</sub>	TVI, RAI, VR2		_	10	_	$M\Omega$
input nesistance	Ric	LIM		_	200	_	kΩ
	R <sub>0</sub> x1	TAO		_	1750	_	
Output Resistance	R <sub>0</sub> x2	VR1, VR3, RV0		_	600	_	$\Omega$
	R <sub>0</sub> x3	TVIO, RAIO		_	100	_	
Output Load Resistance	RXL1	S/D ≥ 20 dB	*1	40	_	_	kΩ
Output Load Nesistance	RXL2	3/D 2 20 UD	TVI0	60	_	_	Na2
Output DC Voltage	$V_{SG}$	SG		$\frac{V_{DD}}{2} - 0.1$	$\frac{V_{DD}}{2}$	$\frac{V_{DD}}{2} + 0.1$	V
Output DO Voltage	V <sub>AO</sub>	TAO, RVO		$\frac{V_{DD}}{2} - 0.15$	$\frac{V_{DD}}{2}$	$\frac{V_{DD}}{2} + 0.15$	V

<sup>\*1</sup> VR1, VR3, TAO, RVO, RAIO

# **Digital Timing Characteristics**

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Transmit Data	to		4			
Set-up Time	t <sub>S</sub>	Refer to Fig. 1	Į.	_	_	μ\$
Transmit Data			1	_	_	
Hold Time	t <sub>H</sub>					
Receive Data	+_	Refer to Fig. 1	-300	_	300	ns
Output Delay	t <sub>D</sub>					
Sync-signal	+ .	Refer to Fig. 1	0	_	834	μs
Output Delay (ME→ST)	t <sub>MS</sub>					

#### **TIMING DIAGRAM**




Figure 1 Input Data Timing





Figure 2 Output Data Timing




N-2, N-1, N: Frame shnchronous signal

Figure 3 Receive Signal Timing

#### **OPERATION DESCRIPTION**

#### **Limiter Circuit**



DYN = "0" : Clamp level = VSG  $\pm 0.50$  V DYN = "1" : Clamp level = VSG  $\pm 1.26$  V

2. In case of using external voltage reference

LIM pin shall be supplied over VSG voltage.

Notes

- 1) R11 is protection resister from external extra voltage.
- 2 ) Resistor value of R11 and R12 changes 0.7 to 1.3 times from the typical value by lot variation and temperature variation.

#### **Frame Detector**

Frame detection pattern is defined by BIT and FPS.

BIT	FPS	Sync-pattern	Receiver	Note
0	0	9336H	S.H.	Frame synchronous
0	1	C4D6H	M.T.	Frame synchronous
1	0	A9336H	S.H.	Bit + Frame synchronous
1	1	AC4D6H	M.T.	Bit + Frame synchronous

M.T. = Master telephone

S.H. = Slave handset

Fig 3 shows detection timing

First, put digital "0" level to FDE pin more than 1 ms, then FD pin is reset to "0" level.


Next, put digital "1" level to FDE pin, then RT and RD output digital "1" level until frame synchronous signal detected.

When synchronous pattern is detected, FD pin is held to digital "1" level.


At the full power down state (PDN = "1", RVE = "0"), FD pin becomes reset state.

In order to detect frame synchronous signal certainly, receive side PLL should be locked in sufficiently.

When a modem starts data transmittion, the bit-synchronous signal of more than 18 bits should be transmitted before frame pattern of the upper table.



#### **Application Circuit**



**Note** : An arrow mark of  $\begin{pmatrix} 1 \\ \nabla \end{pmatrix}$  indicates connection to the SG pin.

#### **MSM7557 Filter Characteristics**

MSM7557 has wide band filters (0.3 kHz to 3.4 kHz) as follows.

Pre-Emphasis	Fig.	4
Splatter Filter		
RBPF		
De-Emphasis		
Transmit Total (HPF1 + Pre-Emphasis + Splatter)		
Receive Total (RBPF + De-Emphasis)		
Transmit and Receive Total		

Fig. 4 to Fig. 10 show the filter characteristics when RCK2 is digital "0". When RCK1 is digital "0" and RCK2 is digital "1", the filter characteristics change 0.972 times on the frequency axis. (pass-band becomes narrow) When RCK1 is digital "1" and RCK2 is digital "1", the filter characteristics change 1.029 times on the frequency axis. (pass-band becomes wide)





Figure 4 MSM7557 Pre-Emphasis






Figure 6 MSM7557 RBPF




Figure 7 MSM7557 De-Emphasis




Figure 8 MSM7557 Transmit Total (HPF1 + Pre-Emphasis+Splatter)




Figure 9 MSM7557 Receive Total (RBPF + De-Emphasis)





Figure 10 MSM7557 Transmit and Receive Total

#### **PACKAGE DIMENSIONS**

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).