# **OKI** Semiconductor

This version: Jan. 1998 Previous version: Nov. 1996

# **MSM6889**

#### Multi-Function Telecommunication LSI

#### **GENERAL DESCRIPTION**

The MSM6889 is best suited to be used as a signal transmitter/receiver LSI for a telemetering system that employs a no-ringing communication system.

The meter terminal of a telemetering system consists of this device, meter, NCU, and communication controller.


The MSM6889 contains a PB tone detector, a call progress tone (CPT) detector, a PB tone generator, and a 300-bps full-duplex modem conforming to ITU-T V.21.

#### **FEATURES**


- Power supply :  $+5 \text{ V} \pm 10\%$ , +2.5 V or higher for digital interface.
- Power consumption
  - Operating mode: 9 mA Typ., 12 mA Max.
  - Power down mode: 0.1 mA Max.
- The operating mode can be selected from PB tone transmit, PB tone detect, and FSK modem (answer/originate). The FSK modem cannot be operated concurrently with other functions. Modem test modes are also available.
- The call progress tone (CPT) detector operates in PB tone transmit mode or in FSK modem mode.
- PB receiver output is 3-state, and externally connectable to 4-bit input for PB tone generator through the bus line.
- Modem transmit/receive data, carrier detect, request to send, and call progress tone detect have their dedicated pins.
- Prefilter and smoothing filter are provided in analog input and output.
- On-chip 3.579545 MHz crystal oscillator
- 3.579545 MHz master clock output pin (CMOS compatible)
- Power down mode
- Modem : Conforms to ITU-T V.21 (300 bps, full-duplex)
- Transmit analog signals (modem signal, DTMF tone): Level is independently adjustable externally. Carrier detect level is also adjustable externally.
- Package options:

42-pin plastic DIP (DIP42-P-600-2.54) (Product name : MSM6889RS) 56-pin plastic QFP (QFP56-P-1519-1.00-K) (Product name : MSM6889GS-K)

### **BLOCK DIAGRAM**




# **PIN CONFIGURATION (TOP VIEW)**



42-Pin Plastic DIP

NC: No connect pin



56-Pin Plastic QFP

NC: No connect pin

## PIN DESCRIPTION

Pin N	umber			
RS	GS	Name	I/O	Description
1	35	VA	_	+5 V Power Supply (Analog Circuit).  When power is turned on or the power down mode is released, the device must be put into the PB tone transmit mode or PB tone detect mode.
2	37	GAR	0	Output, non-inverting input and inverting input pins of on-chip
3	39	AIN+	I	operational amplifier.
4	40	AIN-	I	No hybrid transformer is required by use of these pins. (See Fig. 2.)
5	41	AO	0	Analog signal output.  PB tone or modem transmit signal is output from this pin.
6	43	SG	0	On-chip signal ground, having a potential of about +2.5 V.
7	44	GAT1	I	PB is the PB tone output and MOD is the modem signal output.
8	45	GAT2	0	By connecting external resistors to GAT1 and GAT2 pins, signal level can
9	46	MOD	0	be set at required values for the modem signal and
10	47	PB	0	the PB tone that are output from AO, independently. (See Fig. 3.)
11	50	VR1	0	These pins are used to externally adjust the received carrier detect(CD) signal level.  The potential of VR1 to SG is about +1.1 V. The carrier
12	51	VR2	I	detect level can be set at the required value by a on-chip resistor divider between VR1 and SG. The given potential to VR2 is set about +0.88 V with high resistance inside the IC. (See Fig. 4.)
13	52	AG	_	Analog Ground, 0 V.
14	53	PBG1	*	Inputs used to specify PB tone to be sent.
15	54	PBG2	*	PB1 to PB4 can be connected externally like 4-bit bus line. Data is
16	56	PBG3	*	Interest to FB4 can be connected externally like 4-bit bus line. Data is latched at the falling edge of TEN. (See Fig. 7 and Fig. 8.)
17	2	PBG4	l*	iatoriou at the family edge of TEN. (Gee Fig. 7 and Fig. 0.)

<sup>\*</sup> Digital input pulled up by a high resistance inside the IC.

Pin N	lumber			
RS	GS	Name	I/O	Description
18	3	TEN	*	PB tone transmit enable.  PBG1 to PBG4 data are latched at the falling edge of TEN, and PB tone is generated at digital "0" level. (See Fig. 7.)
19	4	TD	<b> </b> *	Modem transmit serial data input.  Data stream less than 300 bps should be input.  Digital "1" and "0" correspond to "Mark" and "Space" respectively.
20	6	RS	*	Request to send data input .  While RS is at digital "0" level, modem transmit is enabled.
21	7	DG	_	Digital Ground, 0 V.
22	8	ICT1	*	Input used to select call progress tone (CPT) detect output waveform. (See Fig. 9.)
23	9	ICT2	l*	Used to check performance characteristics of the IC.
24	11	ICT3	l*	Independent of operating mode. Leave these pins open.
25	12	MODE1	l*	Inputs used to appoin apprating mode
26	13	MODE2	l*	Inputs used to specify operating mode.
27	14	MODE3	l*	(See Table 1.)
28	16	X1	I	3.579545 MHz crystal resonator should be connected to X1 and X2 When applying external clock to the device, it should be connected
29	17	X2	0	to X2 through the AC coupling capacitor of 100 pF and X1 has to be open.
30	19	CLK	0	3.579545 MHz clock output.
31	20	RD	0	Modem receive serial data output.  Digital "1" and "0" correspond to "Mark" and "Space" respectively.  When CD (Carrier Detect) is off, RD is hold at "Mark" state.
32	22	CD	0	Carrier Detect output.  Digital "0" and "1" represent "Detect" and "No-detect" respectively.

<sup>\*</sup> Digital input pulled up by a high resistance inside the IC.

Pin N	lumber			
RS	GS	Name	I/O	Description
33	23	СР	0	Call progress tone (CPT) detect output.  When a CPT is detected, the waveform selected by ICT1 is output.  (See Fig. 9.)
34	25	PB1	0	Dessitus DD targe and authorite
35	26	PB2	0	Receive PB tone code outputs.
36	27	PB3	0	The output impedance of these pins becomes high except when the
37	28	PB4	0	device operates as PB tone receiver. (See Fig. 7 and Fig. 8. )
38	30	SP	0	PB tone receive data present.  Digital "1" represents that this pin is receiving the PB tone.  (See Fig. 8.)
39	31	PON	I	Power down mode select. Digital "1" on this pin puts the whole circuit of the device into the power down state.
40	_	NC	_	No connection.
41	32	VD2	_	Power supply for digital interface output.  The supply voltage from +2.5 V to VD is possible for VD2. For example, when the device interfaces to the MCU working on +3 V supply, the +3 V supply has to be applied to the VD2 pin.  Note that this function is effective to all of digital output pins except X1, X2, and CLK.  There is no restriction regarding the power supplies (VD and VD2) applying procedure.
42	34	VD	_	+5 V power supply (digital circuit).  When power is turned on or the power down mode is released, the device must be put into the PB tone transmit mode or PB tone detect mode.

## **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	VA, VD		-0.3 to 7	
1 ower ouppry voltage	VD2	Ta = 25°C	−0.3 to VD	V
Input Pin Voltage		with respect to AG and DG	-0.3 to VA(VD) + 0.3	
Storage Temperature		_	-65 to 150	°C
Pin Soldering Temperature		Within 10 sec	260	°C

# **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Davies County Valtage	VA, VD		4.5	5.0	5.5	W
Power Supply Voltage	VD2	_	2.5	_	VD	V
Digital Innut Valtage	V <sub>IH</sub>		2.0	_	VD	.,
Digital Input Voltage	V <sub>IL</sub>	_	0	_	0.8	V
Dinital Outrot Outron	I <sub>OH</sub>	When VD2 = VD	-0.05	_	_	Л
Digital Output Current	I <sub>OL</sub>	(excluding) X2	_	_	0.4	mA.
Operating Temperature	erating Temperature T <sub>op</sub>		-40	_	+85	°C
Input Clock Frequency	ut Clock Frequency f <sub>CLK</sub>		-0.1	_	+0.1	%
Dumana Camaaitamaa	VA VA		0.1 + 10	_	_	-
Bypass Capacitance	VD, VD2	_	1	_	_	μF
Frequency Deviation		At 25°C ±5°C	-100	_	+100	
Temperature		A+ 40°C +o .05°C	50		. 50	ppm
문 Characteristics		At –40°C to ±85°C	-50	_	+50	
Characteristics Equivalent Series					F0	
Resistance		_		_	50	Ω
Load Capacitance		_	_	16	_	pF

#### **ELECTRICAL CHARACTERISTICS**

# **DC** and Digital Interface Characteristics

(VA, VD, VD2 = +5 V  $\pm 10\%$ , Ta = -40°C to +85°C)

Parameter	Symbol	Conditi	on	Min.	Тур.	Max.	Unit
Power Supply	I <sub>AD</sub>	$I_A + I_D + I_{D2}$	PON = "0"	_	9	12	mA
Current	I <sub>PD</sub>	(VD2 = VD)	PON = "1"	_	0.01	0.1	mA
Digital Input	I <sub>IH</sub>		$V_{I} = V_{IH} Max.$	-10	_	10	^
Current*	Ι <sub>Ι</sub> L	VD2 = VD	V <sub>I =</sub> V <sub>IL</sub> Min.	-100	_	10	μΑ
Digital Output	V <sub>OH</sub>	VD2 = VD	$I_{0} = I_{OH}$ Min.	2.4	_	VD2	V
Voltage	V <sub>OL</sub>		$I_0 = I_{0L} Max.$	0	_	0.4	V

<sup>\*</sup> Internal pull-up resistor

## **Analog Interface and Dynamic Characteristics**

 $(VD = VA = 5 V \pm 10\%, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

	1	· ·		/0, 1a = <del>-4</del> 0				
Parameter		Condit	ion		Min.	Тур.	Max.	Unit
Modem Transmit Level	MOD	$R_L \ge 20 \text{ k}\Omega$	2		-3	-1	+1	dBm
WIOUGIII TTAIISIIIIL LEVEI	IVIOD	"Mark" and "Space" Signals			1.55	1.95	2.46	V <sub>P-P</sub>
PB Tone Send Level	PB	R <sub>L</sub> ≥ 20 kΩ	Low-Gr	oup Tone	-8.5	-6.5	-4.5	dBm
	FD	N[ ≥ 20 K22	High-G	oup Tone	-7.5	-5.5	-3.5	dBm
Output Voltage Swing	A0	$R_L \ge 20 \text{ k}\Omega$			2.2	3	_	Vp-p
Output Load Resistance	MOD, P	B, GAT2, AC	)		20	_	_	kΩ
Signal Level Relative Value	MODEN	/ "Mark" &	"Space"	Signals	-2	0	2	dB
Oignal Level Helative value	PB Ton	e High-Gr. To	ne & Lov	-Gr. Tone	0	1	2	dB
Output DC Voltage	MOD, P AO (Wh connect	ien GAT1 an	d GAT2	are	$\frac{\text{VA}}{2} - 0.1$	<u>VA</u> 2	VA 2 + 0.1	V
	Originat	e MARK		"1"	976	980	984	Hz
Modem Transmit Carrier	Mode	SPACE		"0"	1176	1180	1184	
Frequency	Answei	r MARK	TD	"1"	1646	1650	1654	
	Mode	SPACE	<u> </u>	"0"	1846	1850	1854	
	4 to 8 kH		•		_	_	P-20	dB
Out-of-band Energy	8 to 12 k	Hz (0.3 kHz Measure		,	_	_	P-40	dB
	12 kHz to		•	-	_	_	P-60	dB
PB Tone Frequency	With re	spect to non	ninal fre	quency	-1.5	_	+1.5	%
PB Tone Distortion	Harmor	nics/Fundam	ental		_	_	-23	dB
PBG1 to PBG4 Input Data Setup Time	TPBGS,	Fig. 7			250	_	_	ns
PBG1 to PBG4 Input Data Hold Time	TPBGH,	, Fig. 7			250	_	_	ns

# **Analog Interface and Dynamic Characteristics (Continued)**

 $(VD = VA = 5 V \pm 10\%, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter		Condition		Min.	Тур.	Max.	Unit
Input Impedance	AIN+,	0 to 10 kHz		20		_	kΩ
Modem Receive Signal Level	AIN+,	FSK Demodulator S	Signal	_	_	-6	dBm
Carrier Detect (CD) Signal	·	Open er mode: 1080 Hz	OFF→ON	_	_	-42	dBm
Level		nate mode: 1750 Hz	ON→OFF	-48	_	_	dBm
CD Level Hysteresis		er mode: 1080 Hz nate mode: 1750 Hz		1	_	_	dB
CD Delay Time	-60 d	lBm → $-20$ $dBm$ $Ste$	p	10	_	40	ms
CD Hold Time	-20 d	IBm → −60 dBm Ste	p	0	_	40	ms
Demod. Data Bias Distortion	300 b	ps, 1/0 Alternative F	attern	_	_	±10	%
NRTS Signal-to-Modem Receive Signal Ratio		S/v Receive Modem 5: 2765 Hz ±30 Hz	Signal	_	_	-2	dB
CPT Detect Level	400 H	łz		-40	_	-6	dBm
CPT Non-detect Level	400 H	łz		_	_	-60	dBm
CPT Detect Frequency		0% (square waves c Fig. 9)	utput)	380	_	420	Hz
	-	0% (square waves c	utput)	500	_	_	
CPT Non-detect Frequency		Fig. 9)	. ,	_	_	300	Hz
CPT Detect Delay Time		<del>_</del>		_	20	_	ms
CPT Detect Hold Time		_		_	20	_	ms
PB Tone Detect Amplitude	For E	ach Signal Tone		-46	_	-6	dBm
PB Tone Non-detect Amplitude	For E	ach Signal Tone		_	_	-60	dBm
Detect Frequency	With	respect to Nominal I	requency	_	_	±1.5	%
Non-detect Frequency	With	respect to Nominal I	requency	±3.8	_	_	%
Allowable twist	High-	Gr. Tone/Low-Gr. To	one	-6	_	+6	dB
Allowable Noise Level		(0.3 kHz to 3.4 kHz Tone Level	)	_	-12	_	dB
Dial Tone Rejection Ratio	380 F	Iz to 420 Hz		37	_	_	dB
Signal Repetition Time	Tc			120	_	_	ms
Time to Receive	T <sub>s</sub>	•		49	_	_	ms
Invalid Tone Duration	T <sub>I</sub>	•		_	_	24	ms
Output Delay Time	T <sub>G</sub>	ļ 		24	39	49	ms
Interdigit Pause	T <sub>P</sub>	Fig. 1		30	_	_	ms
Acceptable Drop Out	T <sub>B</sub>			_	_	2	ms
SP Delay Time	T <sub>SP</sub>			6	8	10	ms
Output Trailing edge Delay	T <sub>D</sub>			21	28	35	ms




Figure 1

#### **FUNCTIONAL DESCRIPTION AND APPLICATION**

#### **Resistance Hybrid Condition (Ideal Condition)**




Figure 2

C1 is an ignorable impedance in the voice frequency band; therefore, if a line transformer and phone line impedance are ideal ( $R_L$  = 600  $\Omega$  pure resistance), the signal levels at each point are as shown below.

VT, VR : Transmit at 2W on phone line, receive signal level (balanced) : Transmit at pin 3 (AIN+), receive signal level (unbalanced)

VAO : Transmit signal level at pin 5 (AO) (unbalanced)

VT2 : Leaking of transmit signal into receive circuit (unbalanced)

VR2 : Receive signal level of the device (unbalanced)

1)  $VT = VT1 = 1/2 \times VAO$ 

The transmit signal level (voltage) on phone line is half the level at the output pin (AO) of the device. (600  $\Omega$ : a 600  $\Omega$  line transformer is used)

2) VR1 = VR

3) 
$$VT2 = VT1 \times (1 + \frac{R3}{R2}) + VAO \times (-\frac{R3}{R2})$$
  
=  $\frac{1}{2}VAO \times (1 + \frac{R3}{R2}) - VAO \times \frac{R3}{R2} = \frac{1}{2}VAO \times (1 - \frac{R3}{R2})$ 

Then, where R2 = R3 (e.g., 51 k $\Omega$ ), VT2 = 0. This means that the transmit signal is no longer leaking into the receive circuit.

4) 
$$VR2 = VR1 \times (1 + \frac{R3}{R2})$$
, where  $R2 = R3$ ,  $VR2 = 2 \times VR1 = 2 \times VR$ 

#### **Setup of Transmit Signal Levels**




Figure 3

The modulation analog signal and PB tone from the modem are not sent at a time. The signal to be sent is determined by the operating mode specified.

This device is provided with the pins for specifying levels of these transmit signals independently. The answer tones, which are generated from MODULATOR, are handled as modem signals.

VM : Modem signal level (voltage) at MOD (pin 9)

VP : PB tone level (voltage) at PB (pin 10)

When the external resistors are R4, R5 and R6, the signal levels at AO (pin 5) are as shown below.

VAO (modem) = 
$$\frac{R4}{R5} \times VM$$
  
VAO (PB) =  $\frac{R4}{R6} \times VP$  Note : R4, R5, R6  $\geq$  20 k $\Omega$ 

As described in "Resistance Hybrid Condition", signal levels actually sent over a phone line will be half the above mentioned values under the ideal condition.

#### **External Setup of Carrier Detect Level**




Figure 4

## **Operating Mode**

**Table 1 Operating Mode Table** 

Мс	de Sele	ect				Functional Block							
			Operating Mode				FSK	СРТ	REC.				
1	2	3	PB GEN.	PB REC.	MODEM	ICT1 = "1"	ICT1 = "0"						
0	0	0	PB Tone Transm	*				*					
1	0	0	PB Tone Detect		*								
0	0 1 0		Originate Mode	9			*	*					
			Modem (O)										
			Answer Mode				*	*					
1	1	0	Modem (A)										
0	0	1	Analog Loop Back	0			*	*					
1	0	1	Test (ALB) A				*	*					
0	1	1	Remote Digtal Loop	Remote Digtal Loop 0			*	*					
1	1	1	Back Test (RDLB)	Α			*	*					

#### \* : Active

When power is turned on or the power down mode is released, put the device into the PB tone transmit mode or PB tone detect mode.

Signal flow concept for the modem normal operating mode is shown in Fig. 5.





Figure 5

In the test modes, signal flow shown in Fig. 6 is used. O/(originate)/A(answer) in the test mode is the expression where the modulator side is referred to as the basis.






Figure 6

#### PB Tone Transmit Mode and PB Tone Detect Mode

When PBG1 to PBG4 are externally connected to PB1 to PB4 so as to use them as 4-bit bus lines, their tone generation timings are as shown below.

1) PB Tone Transmit Mode When  $\overline{\text{TEN}}$  is in the digital "0" state, PB tone is generated according to Table 2.




Figure 7

#### 2) PB Tone Detect Mode




Figure 8

Table 2 PB Tone Code Table

Button	Lov	v-Group	Freq.	(Hz)	Hig	h-Group	Freq.	(Hz)	PB4/	PB3/	PB2/	PB1/
Button	697	770	852	941	1209	1336	1477	1633	PBG4	PBG3	PBG2	PBG1
1	*				*				0	0	0	1
2	*					*			0	0	1	0
3	*						*		0	0	1	1
4		*			*				0	1	0	0
5		*				*			0	1	0	1
6		*					*		0	1	1	0
7			*		*				0	1	1	1
8			*			*			1	0	0	0
9			*				*		1	0	0	1
0				*		*			1	0	1	0
*				*	*				1	0	1	1
#				*			*		1	1	0	0
А	*							*	1	1	0	1
В		*						*	1	1	1	0
С			*					*	1	1	1	1
D				*				*	0	0	0	0

# Call Progress Tone (CPT) Detect Mode





Figure 9

#### **APPLICATION CIRCUIT**

#### **Pin Connection**




R1 = 600  $\Omega,\,R2$  = R3 = R4 = R5 = R6 = 51  $k\Omega$  C1 = 2  $\mu F,\,C2$  = C3 = 10  $\mu F$ 


#### **Bypass Capacitor Connections**


The MSM6889 contains analog circuits.

Note that noise occurred in the power supply by trouble in other circuits may cause degradation in characteristics of the device.

The examples of connected bypass capacitors of the MSM6889 are shown below.









<sup>\*</sup> Laminated ceramic capacitor

### **PACKAGE DIMENSIONS**

(Unit: mm)



(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the

product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).