



FEDL6688-6688L-04

OKI Semiconductor

Issue Date: Mar 12. 2002

MSM6688/6688L

ADPCM Solid-State Recorder IC

GENERAL DESCRIPTION

The MSM6688/6688L is a "solid-state recorder" IC developed using the ADPCM method. By externally connecting a microphone, a speaker, a speaker drive amplifier, and a dedicated register to store ADPCM data, it can record and play back voice data in a manner similar to a tape recorder.

The MSM6688 supports 5 V operation and has a stand-alone mode and a microcontroller interface mode.

The MSM6688L supports 3 V operation and controls recording/playback in microcontroller interface mode.

In the stand-alone mode, recording/playback conditions can be selected by pins and the MSM6688/6688L can be controlled by a simple drive timing. In the microcontroller interface mode, recording/playback can be controlled by commands from the microcontroller. In the microcontroller interface mode, the MSM6688/6688L is much more flexible than in the stand-alone mode.

In addition, the MSM6688/6688L can form easily a recording and playback circuit with fixed messages by connecting serial registers and serial voice ROMs as external memories.

Note: This data sheet explains a stand-alone mode and a microcontroller interface mode, separately.

Differences between MSM6688 and MSM6688L

Parameter	MSM6688	MSM6688L		
Operating voltage	3.5 to 5.5 V	2.7 to 3.6 V		
Control mode	Standalone mode, Microcontroller interface mode	Microcontroller interface mode only		
Full scale of A/D and D/A converters	0 to V _{DD}	1/4 to 3/4 V _{DD}		
Voice detection level for voice triggered starting	$\pm \frac{V_{DD}}{64}, \pm \frac{V_{DD}}{32}, \pm \frac{V_{DD}}{16}$	$\pm \frac{V_{DD}}{128}, \pm \frac{V_{DD}}{64}, \pm \frac{V_{DD}}{32}$		
External-only register	32M bits (max.) 4M bits (MSM6684B) 8M bits (MSM6685A)	4M bits (max.) 4M bits (MSM66V84B)		

CONTENTS

GENERAL DESCRIPTION	
Differences between MSM6688 and MSM6688L	1
(1) STAND-ALONE MODE (FOR MSM6688 (5 V VERSION))	4
FEATURESFEATURES	4 Δ
BLOCK DIAGRAM	
PIN CONFIGURATION (TOP VIEW)	
PIN DESCRIPTIONS	
ABSOLUTE MAXIMUM RATINGS (for MSM6688 (5 V Version))	
RECOMMENDED OPERATING CONDITIONS (for MSM6688 (5 V Version))	
ELECTRICAL CHARACTERISTICS (for MSM6688 (5 V Version))	
TIMING DIAGRAMS	
FUNCTIONAL DESCRIPTION	
Recording Time and Memory Capacity	
Connection of an Oscillator	
Power Supply Wiring	31
Configuring SGC and SG pins	
Analog Input Amplifier Circuit	32
Connection of LPF Circuit Peripherals	
LPF Characteristics	35
Reset Function	36
Power Down by the PDWN pin	37
Record/Playback Control Mode	38
Deleting phrases	
Recording Method	
Playback Method	42
ROM Playback Method	43
Voice Triggered Starting	44
Method of Temporarily Stopping Record/Playback by Pause Function	46
APPLICATION CIRCUIT	47
(2) MICROCONTROLLER INTERFACE MODE (FOR MSM6688 (5 V VERSION)	
AND MSM6688L (3 V VERSION))	
FEATURES	
BLOCK DIAGRAM	
PIN CONFIGURATION (TOP VIEW)	
PIN DESCRIPTIONS	
ABSOLUTE MAXIMUM RATINGS (for MSM6688 (5 V Version))	
RECOMMENDED OPERATING CONDITIONS (for MSM6688 (5 V Version))	
ELECTRICAL CHARACTERISTICS (for MSM6688 (5 V Version))	
ABSOLUTE MAXIMUM RATINGS (for MSM6688L (3 V Version))	
RECOMMENDED OPERATING CONDITIONS (for MSM6688L (3 V Version))	
ELECTRICAL CHARACTERISTICS (for MSM6688L (3 V Version))	
TIMING DIAGRAMS	64

FUNCTIONAL DESCRIPTION	83
Recording Time and Memory Capacity	83
Connection of an Oscillator	83
Power Supply Wiring	86
Configuring SGC and SG pins	86
Analog Input Amplifier Circuit	87
Connection of LPF Circuit Peripherals	89
LPF Characteristics	
Full Scale of A/D and D/A Converters	90
Reset Function	91
Power Down by the PDWN pin	92
Record/Playback Control Modes	
Data Configuration of External Serial Registers	
Data Configuration of External Serial Voice ROMs	
Command Description	
Status Register	115
Inputting the Commands	118
Changes of Record/Playback Conditions	122
Setting and Confirming the Record/Playback Conditions	123
Flex Record/Playback Method	
Direct Record/Playback Method	
ROM Playback by Inputting Address Code	144
Direct ROM Playback Method	148
Stopping Record/Playback Temporarily (by the PAUSE Command)	150
Transferring Data to/from External Memories	
Record/Playback by Inputting/Outputting Voice Data via Data Bus	157
Suppression of Pop Noise at AOUT Output (by the LEV Command)	161
APPLÎCATION CIRCUIT	163
PACKAGE DIMENSIONS	164
REVISION HISTORY	166

(1) STAND-ALONE MODE (FOR MSM6688 (5 V VERSION))

FEATURES

- 3-bit or 4-bit ADPCM
- Built-in 12-bit AD converter
- Built-in12-bit DA converter
- Built-in microphone amplifier
- Built-in low-pass filter

Attenuation characteristics -40 dB/oct

• External memories

Serial registers, 32M bits maximum (for variable messages)

8M bit serial register (MSM6685A) can be driven directly

Serial voice ROMs, 4M bits maximum (for fixed messages)

1M bit serial voice ROM (MSM6595A) can be driven directly

2M bit serial voice ROM (MSM6596A) can be driven directly

3M bit serial voice ROM (MSM6597A) can be driven directly

• Sampling frequency

4.0 kHz, 5.3 kHz, 6.4 kHz or 8.0 kHz (master clock frequency = 4.096 MHz)

8.0 kHz, 10.6 kHz, 12.8 kHz, or 16.0 kHz (master clock frequency = 8.192 MHz)

• Number of phrases

63 phrases for variable messages

63 phrases for fixed messages

• Maximum recording time (when external 32M bit RAM is connected)

34 minutes (for 16 kbps ADPCM)


23 minutes (for 24 kbps ADPCM)

17 minutes (for 32 kbps ADPCM)


- Voice triggered starting function
- Pause function
- Master clock frequency: 4.096 to 8.192 MHz
- Power supply voltage: Single 5 V power supply
- Package:

56-pin plastic QFP (QFP56-P-910-0.65-2K) (MSM6688GS-2K)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



56-Pin Plastic QFP

PIN DESCRIPTIONS

Pin	Symbol	Туре	Description
49	DV_{DD}	_	Digital power supply pin. Insert a bypass capacitor of 0.1 μF or more between this pin and the DGND pin.
21	DV _{DD} ,	_	Digital power supply pin
22	AV_DD	_	Analog power supply pin. Insert a bypass capacitor of 0.1 μF or more between this pin and the AGND pin.
30	DGND	_	Digital ground pin
29	AGND	_	Analog ground pin
23 24	SG SGC	0	Output pin for analog circuit reference voltage (signal ground)
28 26	MIN LIN	ı	Inverting input pin of the built-in OP amplifier. Non-inverting input pin is internally connected to SG (signal ground).
27 25	MOUT LOUT	0	MOUT and LOUT are output pins of the built-in OP amplifier for MIN and LIN, respectively.
20	AMON	0	This pin is connected to the LOUT pin in the recording mode and to the DA converter output in the playback mode. Used to connect the built-in LPF input (FIN pin).
19	FIN	I	Input pin of built-in LPF
17	FOUT	0	Output pin of built-in LPF. Used to connect the AD converter input (ADIN pin).
16	ADIN	I	Input pin of the built-in 12-bit AD converter
18	AOUT	0	Output pin of the built-in LPF. This pin outputs playback waveforms and used to connect an external speaker drive amplifier.
39 38	SADX SADY	0	(Serial Address Data). SADX is used to connect the SAD pin of each external serial register and the SADX pin of each external serial voice ROM. SADY is used to connect the SADY pin of each external serial voice ROM. Outputs of starting address of read/write.
36	SAS	0	(Serial Address Strobe). Used to connect the SAS pin of external serial register and the SASX and SASY pins of external serial voice ROM. Clock pin to write the serial address.
37	TAS	0	(Transfer Address Strobe). Used to connect the TAS pin of each external serial register and serial voice ROM. This pin outputs address strobe outputs to set the serial address data from the SADX and SADY pins into the internal address counter of each serial register and serial voice ROM.
50	RWCK	0	(Read/Write Clock). Used to connect the RWCK pin of each external serial register and the RDCK pin of each external serial voice ROM. This pin outputs a clock to read data from or write it into each external serial register.
46	WE	0	(Write Enable). Used to connect the WE pin of each external serial register. This pin outputs WE signal to select either read or write mode.

Pin	Symbol	Туре	Desc	cription					
44	DI/O	I/O	(Data I/O) Used to connect the DIN and DOUT pins of DRAM and serial register. This pin outputs the data to be written into the serial register or inputs the data read from the serial registers.						
45	DROM	ı	(Data ROM) Used to connect the DOL ROM.	JT pin of	each exte	ernal seri	al voice		
40 41 42 43	CS1 CS2 CS3 CS4	0	(Chip Select) Used to connect the $\overline{\text{CS}}$ pin of serial register and the $\overline{\text{CS}}$ ($\overline{\text{CS1}}$, $\overline{\text{CS2}}$, $\overline{\text{CS3}}$) pins of each serial voice ROM.						
			(Register Select) These are used to se registers.	,	number c	of externa	al serial		
31 32	RSEL1 RSEL2	ı	RSEL2	L	L	H .	H		
02	ROLLZ		RSEL1	L	Н	L	Н		
			Number of serial registers	1	2	3	4		
10	MCUM	I	interface mode. Low level: Stand-alone mod	Low level: Stand-alone mode					
53	RESET	I	A high input level at this pin causes the into the power down state.	e MSM66	888 to be	initialize	d and to go		
35	PDWN	I	(Power Down) When a low level is input to this pin, the MSM6688 goes to the power down state. Unlike the RESET pin, this pin does not force to reset the MSM6688. When an low level is applied to this PDWN pin during recording operation, the MSM6688 is halted, and will be maintained in the power down state while PDWN is low. After this pin is restored to a high level, postprocessing for recording will be performed.						
47	XT	I		Used to connect an oscillator. When an external clock is used, input the clock through this pin. At the power down state, this pin must be set to the ground					
48	XT	0	Used to connect an oscillator. When a be left open.	Used to connect an oscillator. When an external clock is used, this pin must be left open.					
34 33	TEST TEST	I	Used to test the MSM6688. Input a low level to the TEST pin and a high level to the $\overline{\text{TEST}}$ pin.						

Pin	Symbol	Туре					Des	scription	ı		
15	ROM	I		When low, selects the record/playback operation. When high, selects the ROM playback operation.							
56	REC/PLAY	I	during th	Used to select the recording mode or the playback mode. This pin is invalid during the ROM playback operation. When low, selects the playback mode. When high, selects the recording mode.							
55	ST	I	When a playbacl			e is app	lied to	this pin	, the record/	playback or ROM	
54	SP	I	When a playbacl			e is app	lied to	this pin	, the record/	playback or ROM	
8	PAUSE	I	When a operatio		-			this pin	, the record/	playback or ROM	
7	DEL	I	phrase of through ch00: ch01 the After por phrases	When a low level pulse is applied to this pin, all phrase deletion or specified phrase deletion can be performed according to the setting of pins CA0 through CA5,							
			Input pir A total o operatio	f 63 ph	rases c	an be s	specifie	d indep	endently for	record/playback	
			CA5	CA4	CA3	CA2	CA1	CA0	Phrase No.	Remarks	
1-6	CA0-CA5	ı	L	L	L	L	L	L	ch00	All phrase deletion	
. 0	0,10 0,10		L	L	L	L	L	Н	ch01	A total of 63	
			L	L	L	L	Н	L	ch02	phrases can be	
				:	÷	÷	÷	:	÷	÷	used both for record/playback
					Н	Η	Н	Н	Н	L	ch3E
		H	Н	Н	Н	Н	Н	ch3F	operation.		
13	4B/3B	I	Whe	en low,	to selects selects	the 3-b	oit ADP	CM.	ADPCM bit I	ength.	

Pin	Symbol	Туре	Description					
			Used to select one of the following four types of sampling frequency. The relationship between the master clock frequency (f_{OSC}) and the sampling frequency (f_{SAMP}) is shown below. Values in parentheses denote the sampling frequencies for f_{OSC} = 4.096 MHz.					
11	SAM1		SAM2 L L H H					
12	SAM2	'	SAM1 L H L H					
			f_{SAMP} $\frac{f_{OSC}}{1024}$ $\frac{f_{OSC}}{768}$ $\frac{f_{OSC}}{640}$ $\frac{f_{OSC}}{512}$					
			(4.0 kHz) (5.3 kHz) (6.4 kHz) (8.0 kHz)					
9	PDMD	I	This input pin is used to select the condition for transition to the power-down state. Low level: The MSM6688 automatically goes to the power-down state, excepting the time the record/playback operation is being performed. High level: The MSM6688 automatically goes to the standby state, instead of the power-down state, excepting the time the record/playback operation is being performed. In this case, the MSM6688 can be placed in the power-down state by setting the REST pin to a high level. If it is desired to use the built-in LPF for an external circuit, this standby mode must be selected by applying a high level to the PDMD pin.					
14	VDS	I	Used to select the voice triggered starting that starts recording when the voice input exceeds the preset amplitude. A high input level on this pin enables the voice triggered starting circuit.					
51	MON	0	Outputs a high level while the record/playback operation is being performed.					
52	NAR	0	Output pin to indicate the enable or disable state of the operation for specifying a phrase. When continuous ROM playback is performed, the next phrase can be specified after verifying that the NAR pin becomes high.					

ABSOLUTE MAXIMUM RATINGS (for MSM6688 (5 V Version))

Parameter	Symbol	l Condition Rating		Unit
Power supply voltage	V_{DD}	Ta = 25°C	-0.3 to +7.0	V
Input voltage	V _{IN}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Storage temperature	T _{STG}	_	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS (for MSM6688 (5 V Version))

Parameter	Symbol	Condition	Range	Unit
Power supply voltage	V_{DD}	DGND = AGND = 0 V	3.5 to 5.5 (Note 1)	V
Operating temperature	T _{OP}	_	-40 to +85	°C
Master clock frequency	f _{OSC}	_	4.0 to 8.192	MHz

Note: 1. Recording and playback should be performed at a power supply voltage of 4.5 to 5.5 V. For other operations such as backup for a serial register, the IC operates at 3.5 to 5.5 V.

ELECTRICAL CHARACTERISTICS (for MSM6688 (5 V Version))

DC Characteristics

 $DV_{DD} = DV_{DD'} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V (Note 5)}$ $DGND = AGND = 0 \text{ V}, \text{ Ta } = -40 \text{ to } +85^{\circ}\text{C}$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
High input voltage	V _{IH}	_	$0.8 \times V_{DD}$	_	_	V
Low input voltage	V _{IL}	_	_	1	$0.2 \times V_{DD}$	V
High output voltage	V _{OH}	$I_{OH} = -40 \mu A$	$V_{DD} - 0.3$		_	V
Low output voltage	V_{OL}	I _{OL} = 2 mA	_		0.45	٧
High input current (Note 1)	I _{IH1}	$V_{IH} = V_{DD}$	_	_	10	μΑ
High input current (Note 2)	I _{IH2}	$V_{IH} = V_{DD}$	_		20	μΑ
Low input current (Note 3)	I _{IL1}	V _{IL} = GND	-10		_	μΑ
Low input current (Note 2)	I _{IL2}	V _{IL} = GND	-20	_	_	μΑ
Low input current (Note 4)	I _{IL3}	V _{IL} = GND	-400		-20	μΑ
Operating current consumption	I _{DD}	f _{OSC} = 8 MHz, no load		15	30	mA
Standby current		During power down, no load Ta = -40 to +70°C	_	_	10	μΑ
Consumption	I _{DDS}	During power down, no load Ta = -40 to +85°C	_	_	50	μΑ

Notes: 1. Applies to all input pins excluding the XT pin.

- 2. Applies to the XT pin.
- 3. Applies to the all input pins without pull-up resistors, excluding the XT pin.
- 4. Applies to the input pins (ST, SP, PAUSE, DEL) with pull-up resistors, excluding the XT pin.

Analog Characteristics

 $DV_{DD} = DV_{DD} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ $DGND = AGND = 0 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
DA output relative error	V _{DAE}	No load	_	_	_	mV
FIN admissible input voltage range	V _{FIN}	_	1	_	V _{DD} –1	V
FIN input impedance	R_{FIN}	_	1	_	_	МΩ
ADIN admissible input voltage range	V_{ADIN}	_	0	_	V_{DD}	V
ADIN input impedance	R _{ADIN}	_	1	_	_	MΩ
Op-amp open loop gain	G _{OP}	f _{IN} = 0 to 4 kHz	40	_	_	dB
Op-amp input impedance	R _{INA}	_	1	_	_	MΩ
Op-amp load resistance	R _{OUTA}	_	200	_	_	kΩ
AOUT load resistance	R _{AOUT}	_	50	_	_	kΩ
FOUT load resistance	R _{FOUT}	_	50	_	_	kΩ

AC Characteristics

 $DV_{DD} = DV_{DD}$, = $AV_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ DGND = AGND = 0 V, $Ta = -40 \text{ to } +85^{\circ}\text{C}$ $f_{OSC} = 4.096 \text{ MHz}$. $f_{SAMP} = 8.0 \text{ kHz}$

				T	$t_{OSC} = 4.096$	IVIHZ, ISAMP	= 8.0 KHZ
	Parameter		Symbol	Min.	Тур.	Max.	Unit
RESET	pulse width		t _{RST}	1	_	_	μs
RESET	execution time	(Note 1)*	t_{REX}	_	1	_	ms
PDWN Id	ow level time	*	t_{PDL}	500	_	_	μs
PDWN h	igh level time	(Note 1)*	t_{PDH}	500	_	_	μs
Oscillatir	ng time after input of PDW	<u>/N</u> *	t_{PX}	125	_	500	μs
BUSY tir	me after release of PDWN	(Note 1)*	t_{BPD}	0.25	_	_	ms
ST pulse	width	(Note 2)**	t _{ST}	40	_	_	μs
ST pulse	width	**	t_{SP}	40	_	_	μs
PAUSE	oulse width	**	t_{PSE}	40	_	_	μs
DEL puls	se width	(Note 2)*	t_{DEL}	40	_	_	μs
Time rec	quired to delete all phrase	* *	t_{WBLA}	550	_	_	ms
Time rec	quired to delete a specifie	d phrase *	t_{WBL1}	70	_	_	ms
Time fro	m input of \overline{DEL} pulse to \overline{C}	SI fall (Note 2) *	t_{DCS}	_	_	270	μs
Hold time	e of CA0 to CA5, REC/PL	AY after MON rise	t _{CAH}	1	_	_	ms
Address	control time at the start of	f record/playback *	t _{AD1}	_	1	_	ms
Time fro	m input of ST pulse to NA	R fall (Note 2)*	t _{STN}	_	_	40	μs
Unvoiced playback	d time between phrases d	uring repeated *	t _{MID}	0.75	_	1	ms
	T: () . (OT	Record *	t _{TMH1}	_	_	50	ms
	Time from input of ST pulse to MON rise	Playback *	t _{TMH2}	_	_	20	ms
	pulse to MON lise	ROM playback *	t _{TMH3}	_		1	ms
	T: () (()	Record *	t _{PMH1}	_	_	80	ms
POMD	Time from input of SP pulse to MON fall	Playback *	t _{PMH2}	_	_	2	ms
= H	pulse to MON fall	ROM playback *	t _{PMH3}	_	_	2	ms
	Time from input of \$\overline{ST}\$ p voice	t _{stvh}	_		50	ms	
	Time from input of SP p standby for voice to relevoice	•	t _{SPVH}	_	_	80	ms

Items with * are proportional to the period of master clock frequency f_{OSC} . Items with ** are proportional to the period of the master clock frequency f_{OSC} , and are also proportional to the sampling frequency f_{SAMP} during record/playback.

Note: 1. The oscillation start stabilization time is added to t_{REX} and t_{BPD} . The oscillation start stabilization time is several tens of milliseconds for crystals and several hundreds of microseconds for ceramic oscillators.

Note: 2. The oscillation start stabilization time is added if PDMD pin = "L". The oscillation start stabilization time is several tens of milliseconds for crystals and several hundreds of microseconds for ceramic oscillators.


> $DV_{DD} = DV_{DD}$, = $AV_{DD} = 4.5$ to 5.5 V DGND = AGND = 0 V, $Ta = -40 \text{ to } +85^{\circ}\text{C}$ f_{OSC} = 4.096 MHz, f_{SAMP} = 8.0 kHz

Parameter			Symbol	Min.	Тур.	Max.	Unit
	Time from input of ST pulse to MON rise	Record *	t _{TML1}	_	_	120	ms
		Playback *	t _{TML2}	_	_	150	ms
		ROM playback *	t _{TML3}	_	_	150	ms
	Time from input of SP pulse to MON fall	Record *	t _{PML1}	_	_	80	ms
		Playback *	t _{PML2}	_	_	260	ms
	pulse to MON Idii	ROM playback *	t _{PML3}	_	_	260	ms
POMD = L	Time from input of \$\overline{ST}\$ pulse to standby for voice		t _{STVL}	_	_	120	ms
	Time from input of \$\overline{SP}\$ pulse during standby for voice to release of standby for voice *		t _{SPVL}	_	_	80	ms
	Standby transition time at start of playback *		t _{AOR}	_	64	_	ms
	Standby transition time at end of playback *		t _{AOF}	_	256	_	ms
Time from input of PAUSE pulse to pause **			t_{PP}			1	ms
Time from input of ST pulse during pause to restart of record/playback **			t _{PST}	_	_	1	ms


Items with * are proportional to the period of master clock frequency f_{OSC} . Items with ** are proportional to the period of the master clock frequency f_{OSC} , and are also proportional to the sampling frequency f_{SAMP} during record/playback.

TIMING DIAGRAMS

Reset Function




Power Down by PDWN Pin




Note: 1. When an external clock is used, continue to apply the clock input to the XT terminal during t_{PX} after the \overline{PDWN} pin is set to a low level.


Timing for Deletion of All Phrases




Timing for Deletion of a Specified Phrase













19/167


























Note 1: This time interval varies depending on the state of PDMD pin and the record/playback mode and is one of tpmH1, tpmH2, tpmH3, tpmL1, tpmL2 and tpmL3.

FUNCTIONAL DESCRIPTION

Recording Time and Memory Capacity

The recording time depends on the memory capacity of the external serial registers, sampling frequency, and ADPCM bit length, and is given by

Recording time =
$$\frac{1.024 \times \text{memory capacity (K bits)}}{\text{sampling frequency (kHz)} \times \text{bit length (bits)}}$$
(seconds)


For example, if the sampling frequency is $\frac{4096}{768}$ kHz (= 5.333 kHz), ADPCM bit length is 3 bits, and four 8M bit serial registers are used, the recording time can be obtained as follows.

Recording time =
$$\frac{1.024 \times (8192 \times 4 - 64)}{5.333 \times 3} = 2093 \text{ seconds}$$
= 34 minutes 53 seconds

In the above equation, the memory capacity is obtained by subtracting the memory capacity (64K bits) for the channel index area from the total memory capacity.

Connection of an Oscillator

Connect a ceramic oscillator or a crystal oscillator to XT and $\overline{\text{XT}}$ pins as shown below. The optimal load capacities when connecting ceramic oscillators from MURATA MFG. and KYOCERA CORPORATION are shown below for reference.




Ceramic oscillator		Optimal load capacity		Power supply	Operating	
Type Fred		Freq. (MHz)	C1 (pF) C2 (pF)		voltage (V)	temperature (°C)
	CSTLS4M00G53-B0 (with capacitor)	4.0				
MURATA MFG.	CSTCR4M00G53-R0 (with capacitor)	4.0	_	_	3.5 to 5.5	-40 to +85
	CSTLS6M00G53-B0 (with capacitor)	6.0				
	CSTCR6M00G53-R0 (with capacitor)	0.0				
	CSTLS8M00G53-B0 (with capacitor)	8.0				
	CSTCC8M00G53-R0 (with capacitor)	0.0				

Ceramic oscillator		Optimal load capacity		Power supply	Operating	
Туре		Freq. (MHz)	C1 (pF)	C2 (pF)	voltage (V)	temperature (°C)
KYOCERA CORP.	KBR-4.0MSA KBR-4.0MKS (with capacitor)	4.0	33	33	3.5 to 5.5	-40 to +85
	PBRC4.00A PBRC4.00B					
	KBR-6.0MSA KBR-6.0MKS (with capacitor)	6.0				
	PBRC6.00A PBRC6.00B					
	KBR-8.0M					
	PBRC8.00A PBRC8.00B	8.0				

Power Supply Wiring

As shown in the following diagram, supply the power to this MSM6688 from the same power source, but separate the power supply wiring to the analog portion from that to the logic position.




The following connections are not permitted.



Configuring SGC and SG pins

The internal equivalent circuit around the SGC and SG pins is shown below.



The SG signal is a reference voltage (signal ground) for internal OP amplifiers and LPF.

Install a capacitor between the SGC pin and AGND and between the SG pin and AGND respectively in order to make the SG signal noiseless. It is recommended to use an approx. $0.1~\mu F$ capacitor, which should be determined after evaluating the tone quality.

It takes several ten msec until the DC levels such as the SG level of the analog circuit is stabilized after the power-down mode is cancelled. The larger capacitance of a capacitor connected to SGC or SG requires the longer time for stabilizing.

After the power-down mode is cancelled, enter voices after the DC levels for the analog circuit has been stabilized.


When the device is in power-down mode, the output voltage of the SG pin becomes unstable. <u>Therefore, SG must not be supplied to external circuits.</u>

Otherwise, power supply current may be leaked via the internal SG circuit. Same is true for the SGC pin.

Analog Input Amplifier Circuit

This MSM6688 has two built-in operational amplifiers for amplifying the microphone output. Each OP amplifier is provided with the inverting input pin and output pin. The analog circuit reference voltage SG (signal ground) is connected internally to the non-inverting input of each OP amplifier.

For amplification, form an inverting amplifier circuit and adjust the amplification factor by using external resistors as shown below.



During the time the recording operation is performed, the output V_{LO} of OP amp 2 is connected to the input FIN of the built-in LPF. The allowable FIN input voltage (V_{FIN}) ranges from 1 V to $(V_{DD}-1)$ V. Therefore, the amplification factor must be adjusted so that the V_{LO} amplitude can be within the allowable FIN input voltage range.


For example, if V_{DD} = 5 V, V_{LO} becomes 3 Vp-p max. If V_{LO} exceeds the allowable FIN input voltage range, the output of the LPF will be a clipped waveform.

The load resistance R_{OUTA} of the OP amplifier is 200 k Ω minimum, so that the feedback resistors R2 and R4 of the inverting amplifier circuit must be 200 k Ω or more.

When OP amplifier 1 is not used and OP amplifier 2 is used, the MIN pin must be connected to AGND or AV_{DD} , and the MOUT pin must be open.

Even if amplification is unnecessary, OP amplifier 2 must be always used.

Below is an example of an analog input amplifier circuit when the amplification factor is 1.



Connection of LPF Circuit Peripherals

The AMON pin is connected internally to the output of the amplifier circuit (LOUT pin) in the recording mode and to the output of the built-in DA converter in the playback mode. Therefore, connect the AMON pin directly to the input (FIN pin) of the built-in LPF.

Both the FOUT and AOUT pins are the output pins of the built-in LPF. Connect the FOUT pin to the input (ADIN pin) of the built-in AD converter and connect the AOUT pin to an external speaker through an external speaker drive amplifier.

In the MSM6688, the connection of each of the FOUT and AOUT pins is changed to one of the output of the LPF, GND (ground) level, and SG (signal ground) level, depending on the operation status as shown below.


When PDMD pin = high level:

Analog pin	At power down	During operation (RESET pin = L)		
Analog pin	(RESET pin = H)	Recording mode	Playback mode	
FOUT pin	FOUT pin GND level		LPF output	
AOUT pin	GND level	SG level	LPF output (playback waveform)	

When PDMD pin = L:


Analog pin	At nower down	During operation		
Analog pin	At power down	Recording mode	Playback mode	
FOUT pin	FOUT pin GND level		LPF output	
AOUT pin	GND level	GND level	LPF output (playback waveform)	

When PDMD pin = H:



Note: This diagram shows the state of each switch during the recording operation.


When PDMD = L:



Note: This diagram shows the state of each switch during the recording operation.

LPF Characteristics

This IC contains a fourth-order switched-capacitor LPF. The attenuation characteristic of this LPF is -40 dB/oct. The cut-off frequency and frequency characteristics of this LPF vary in proportion to the sampling frequency (f_{SAMP}). The cut-off frequency is preset to 0.4 times the sampling frequency. The following graph depicts the frequency characteristics of the LPF at $f_{SAMP} = 8$ kHz.



LPF Frequency Characteristics ($f_{SAMP} = 8.0 \text{ kHz}$)

Reset Function

By applying a high level to the RESET pin, the MSM6688 stops frequency oscillation to minimize current consumption and goes to the power-down state. At the same time, the control circuit is reset and initialized.

If a high level is applied to the RESET pin during record/playback operation, the MSM6688 is set to the power-down state and initialized state, so that voice data becomes undefined.

The following shows the power-down state of the MSM6688.

- (1) Frequency oscillation is stopped and all operations of the internal circuit are halted.
- (2) The current consumption is minimized. When an external clock is used, apply a ground (GND) level to the XT pin at power down so that no current can flow into the oscillation circuit.
- (3) CS1-CS4 pins are set to a high level to minimize the current consumption of external serial registers and serial voice ROMs.
- (4) Pull-up resistors are removed from the input control \overline{ST} , \overline{SP} , \overline{PAUSE} , and \overline{DEL} pins.
- (5) The state of the output pins are as follows.

Pin name	Power down mode with RESET = "H"	Power down mode with PDWN = "L"	
SAS, TAS, CS1-CS4, RWCK	"H" level	"H" level	
SADX, WE, NAR	"H" level	"H" level or "L" level	
SADY	"L" level	"H" level or "L" level	
"L" level	"L" level	"L" level	
AOUT, FOUT	GND level	GND level	

After powering up the MSM6688, be sure to initialize it by applying a high level to the RESET pin.

Power Down by the PDWN pin

By applying a low level to the \overline{PDWN} pin, the MSM6688 may be set to the power-down state, in which the oscillation and all operations of internal circuits are halted. Unlike the reset operation by the RESET input, the control circuit will not be initialized by this power-down operation.

The power-down operation will not affect the data in the internal control circuit and external serial registers. Therefore, this power-down operation is useful when the battery backup takes place in case of power failure.

When \overline{PDWN} becomes low during one of the following operations, their respective operations will be performed after the power-down state is released ($\overline{PDWN} = H$).

- (1) When the MSM6688 is powered down ($\overline{PDWN} = L$) during the record/plaback operation: The record/playback operation is stopped. After the release of the power-down state, the postprocessing will be performed.
- (2) When the MSM6688 is powered down ($\overline{PDWN} = L$) during the phrase deleting operation: The phrase deleting operation is temporarily stopped and will be restarted after the release of the power-down state.
- (3) When the MSM6688 is powered down $(\overline{PDWN} = L)$ during the time the transition of the AOUT output to a DC level is in progress: This transition operation is temporally stopped and will be continued after the release of the power-down state.

Record/Playback Control Mode

Either record/playback mode or ROM playback mode can be selected through the ROM pin as described below.

ROM pin	Record/playback control mode
L	Record/playback
Н	ROM playback

1. Record/playback

The recorded voice data is stored in serial registers. The recording area is indirectly allocated to each phrase by setting the phase specifying pins CA0 to CA5 (63 phrases). The recording area for each phrase is managed by the MSM6688 as described below.

The total memory capacity of the connected external serial registers is equally divided into 256 memory blocks. When recording is performed, voice data is written into the memory blocks unused by other phrases. When a specified phase is deleted, the blocks used by this phrase become unused blocks.

When re-recording is performed, voice data is written in the memory area consisting of the memory blocks used by this phrase and the unused memory blocks.

The memory capacity of one memory block and the number of initially available memory blocks (recording time) vary according to the total memory capacity of the connected serial registers.

RSEL2		L	L	Н	Н
RSEL1		L	Н	L	Н
Total memory capacity		8M bits	16M bits	24M bits	32M bits
Memory capacity of one block		32K bits	64K bits	128K bits	128K bits
	16 kbps	2.0 seconds	4.1 seconds	8.2 seconds	8.2 seconds
Recording time of one block	24 kbps	1.4 seconds	2.7 seconds	5.5 seconds	5.5 seconds
DIOCK	32 kbps	1.0 seconds	2.0 seconds	4.1 seconds	4.1 seconds
Number of initially available	olocks	254	255	191	255

2. ROM playback

For playback of the voice data stored in the connected serial voice ROM, the playback area is allocated indirectly to each fixed message phrase by setting phrase specifying pins CA0 to CA5 (63 phrases).

The start address, stop address, sampling frequency, and ADPCM bit length which specify the playback area for each phrase are written in the index area of the serial voice ROM. When the playback operation is started, the MSM6688 fetches these data from the index area.

Deleting phrases

1. Deleting all phrases

All 63 phrases ch01 through ch3F can be deleted by specifying ch00 and applying a low pulse to the \overline{DEL} pin. When all phrases are deleted, all phrases ch01-ch3F (63 phrases) go to the unrecorded status and, at the same time, the initial data for address control is written in the serial registers. Therefore, whenever the MSM6688 is powered up, delete all phrases after applying a high level to the RESET pin.

2. Deleting a specified phrase

By specifying one of ch01-ch3F phrases and applying a low level to the \overline{DEL} pin, the specified phrase can be deleted and put to the unrecorded state. The blocks for the deleted phrases are added to available unused blocks (available recording time).

Recording Method

Whenever the MSM6688 is powered up, be sure to delete all phrases after applying a high level to the RESET pin. Then, start the recording operation.

(1) Set recording conditions at the relevant pins.

ROM pin: Low level REC/\overline{PLAY} pin: High level

VOS pin: Selection of voice triggered starting (high level enables voice activation and low


level disables voice activation.)

SAM1 and SAM2 pins: Select the sampling frequency. $4B / \overline{3B}$ pin: Select the ADPCM bit length.

CA0- CA5 pins: Specify one of 63 phrases ch01-ch3F.

(2) To start recording, apply a low pulse to the \overline{ST} pin.

To stop recording in progress, apply a low pulse to the \overline{SP} pin. When recording continues to the end of the memory capacity, recording is automatically stopped. In case of re-recording, voice data will be written in the memory block used by the specified phrase and unused memory blocks. Therefore, the voice data is overwritten on the previously recorded contents. The MON pin outputs a high level during recording.



Playback Method

(1) Set playback conditions at the relevant pins.

 $\begin{array}{ll} \text{ROM pin:} & \text{Low level} \\ \text{REC/} \overline{\text{PLAY}} \text{ pin:} & \text{Low level} \\ \end{array}$

SAM1 and SAM2 pins: Select the sampling frequency.

 $4B/\overline{3B}$ pin: Specify the ADPCM bit length selected for recording.


CA0-CA5 pins: Specify one of 63 phases ch01-ch3F.

(2) To start playback, apply a low pulse to the \overline{ST} pin.


When playback for the duration of the recorded data is finished, the playback is stopped automatically.

To stop playback in progress, apply a low pulse to the \overline{SP} pin.

The MON pin outputs a high level during playback.



By maintaining the \overline{ST} pin at a low level, repeated playback is possible.




ROM Playback Method

- (1) Apply a high level to the ROM pin.
- (2) Specify one of 63 phrases ch01-ch3F by setting the CA0-CA5 pins.
- (3) To start playback, apply a low pulse to the \overline{ST} pin. To stop playback in progress, apply a low pulse to the \overline{SP} pin.

Voice Triggered Starting

This MSM6688 has the voice triggered starting function that starts recording when the level of voice input exceeds a preset amplitude. Using the voice activated function, the unvoiced part prior to voice detection will not be recorded, so that the memory capacity can be utilized efficiently.


The unvoiced parts in the middle of recording are not eliminated. In the voice triggered starting mode, recording is started when a voice input exceeds the preset thresholds. Therefore, a consonant part with a low level may not be recorded.




VDS pin	Voice triggered starting conditions
L	Voice triggered starting disabled
Н	Voice triggered starting disabled Voice detection threshold Vvds = V _{DD} /32 (±160 mV)

The value in parentheses is for V_{DD} = 5.12 V.

When a low level is applied to the \overline{ST} pin, the MSM6688 goes to the standby state for voice. When detecting a voiced input, it starts recording and the MON pin outputs a high level.




When a low level is applied to the \overline{SP} pin during standby state for voice, the MSM6688 finishes the standby state for voice and goes to the standby state for recording.



Method of Temporarily Stopping Record/Playback by Pause Function


By applying a low pulse to the \overline{PAUSE} pin during record/playback, record/playback operation can be stopped temporarily. To resume record/playback, apply a low pulse to the \overline{ST} pin. To stop record/playback, apply a low pulse to the \overline{SP} pin.



When record/playback is resumed after temporary stop, the voice triggered starting circuit is not operated and recording is started when a start low pulse is applied to \overline{SP} pin.

APPLICATION CIRCUIT

The circuit diagram 1 shows an application circuit example where the MSM6688 is used in the stand-alone mode and four 8M bit serial registers and two 2M bit serial voice ROMs also connected.



(2) MICROCONTROLLER INTERFACE MODE (FOR MSM6688 (5 V VERSION) AND MSM6688L (3 V VERSION))

FEATURES

- 3-bit or 4-bit ADPCM
- Built-in 12-bit AD converter
- Built-in12-bit DA converter
- Built-in microphone amplifier
- Built-in low-pass filter

Attenuation characteristics –40 dB/oct

• External only registers (for variable messages)

MSM6688 (5 V version)

- Serial registers, 32M bits maximum

One 4M bit serial register (MSM6684B) can be driven directly

Up to four 8M bit serial register (MSM6685A) can be driven directly

MSM6688L (3 V version)

- Serial registers, 4M bits maximum

One 4M bit serial register (MSM66V84B) can be driven directly

- External only ROMs (for fixed messages)
 - Serial voice ROMs, 4M bits maximum

1M bit serial voice ROM (MSM6595A) can be driven directly

2M bit serial voice ROM (MSM6596A) can be driven directly

3M bit serial voice ROM (MSM6597A) can be driven directly

• Sampling frequency

4.0 kHz, 5.3 kHz, 6.4 kHz or 8.0 kHz (master clock frequency = 4.096 MHz)

8.0 kHz, 10.6 kHz, 12.8 kHz or 16.0 kHz (master clock frequency = 8.192 MHz)

• Number of phrases

63 phrases for variable messages

63 phrases for fixed messages

• Maximum recording time (when external 32M bit RAM is connected)

34 minutes (for 16K bps ADPCM)

23 minutes (for 24K bps ADPCM)

17 minutes (for 32K bps ADPCM)


- Voice triggered starting function
- Pause function
- Master clock frequency: 4.096 to 8.192 MHz
- Power supply voltage

MSM6688: Single 5 V power supply MSM6688L: Single 3 V power supply


• Package options:

56-pin plastic QFP (QFP56-P-910-0.65-2K) (MSM6688GS-2K) 56-pin plastic QFP (QFP56-P-910-0.65-2K) (MSM6688LGS-2K) 64-pin plastic TQFP (TQFP64-P-1010-0.50-K) (MSM6688LTS-K)


BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



56-Pin Plastic QFP



NC: No connection

64-Pin Plastic TQFP

PIN DESCRIPTIONS

	in	Symbol	Туре	Description
QFP	TQFP	-		Digital power supply pin. Insert a bypass capacitor of 0.1 μF or more
49	56	DV_DD	_	between this pin and the DGND pin.
21	_	$DV_{DD'}$	_	Digital power supply pin
22	25	AV_DD	_	Analog power supply pin. Insert a bypass capacitor of 0.1 μF or more between this pin and the AGND pin.
30	34	DGND	_	Digital ground pin
29	33	AGND	_	Analog ground pin
23 24	26 27	SG SGC	0	Output pin for analog circuit reference voltage (signal ground)
28	31	MIN	ı	Inverting input pin of the built-in OP amplifier. Non-inverting input pin
26	29	LIN	'	is internally connected to SG (signal ground).
27	30	MOUT	0	MOUT and LOUT are output pins of the built-in OP amplifier for MIN
25	28	LOUT		and LIN, respectively.
20	24	AMON	0	This pin is connected to the LOUT pin in the recording mode and to the DA converter output in the playback mode. Used to connect the
				built-in LPF input (FIN pin).
19	23	FIN	I	Input pin of built-in LPF
17	21	FOUT	0	Output pin of built-in LPF. Used to connect the AD converter input (ADIN pin).
16	19	ADIN	I	Input pin of the built-in 12-bit AD converter
18	22	AOUT	0	Output pin of the built-in LPF. This pin outputs playback waveforms and used to connect an external speaker drive amplifier.
39 38	44 43	SADX SADY	0	(Serial Address Data) SADX is used to connect the SAD pin of each external serial register and the SADX pin of each external serial voice ROM. SADY is used to connect the SADY pin of each external serial voice ROM. Outputs of starting address of read/write.
36	41	SAS	0	(Serial Address Strobe) Used to connect the SAS pin of external serial register and the SASX and SASY pins of external serial voice ROM Clock pin to write the serial address.
37	42	TAS	0	(Transfer Address Strobe) Used to connect the TAS pin of each external serial register and serial voice ROM. This pin outputs address strobe outputs to set the serial address data from the SADX and SADY pins into the internal address counter of each serial register and serial voice ROM.
50	57	RWCK	0	(Read/Write Clock) Used to connect the RWCK pin of each external serial register and the RDCK pin of each external serial voice ROM. This pin outputs a clock to read data from or write it into each external serial register.
46	52	WE	0	(Write Enable) Used to connect the WE pin of each external serial register. This pin outputs WE signal to select either read or write mode.
44	50	DI/O	I/O	(Data I/O) Used to connect the DIN and DOUT pins of DRAM and serial register. This pin outputs the data to be written into the serial register or inputs the data read from the serial registers.
45	51	DROM	I	(Data ROM) Used to connect the DOUT pin of each external serial voice ROM.

P	Pin								
QFP	TQFP	Symbol	Type	Description					
40 41 42 43	45 46 48 49	CS1 CS2 CS3 CS4	0	(Chip Select) Used to connect the \overline{CS} pin of serial register and the \overline{CS} ($\overline{CS1}$, $\overline{CS2}$, $\overline{CS3}$) pins of each serial voice ROM.					
31 32	35 36	RSEL1 RSEL2	I	(Register Select) These are used to select the number of external serial registers. RSEL2 L H H H RSEL1 L H L H Number of serial registers 1 2 3 4					
10	11	MCUM	I	This pin is used to select either the stand-alone mode or the microcontroller interface mode. Low level: Stand-alone mode High level: Microcontroller interface mode					
53	61	RESET	- 1	A high input level at this pin causes the MSM6688/6688L to be initialized and to go into the power down state.					
35	40	PDWN	ı	(Power Down) When a low level is input to this pin, the MSM6688 goes to the power down state. Unlike the RESET pin, this pin does not force to reset the MSM6688/6688L. When an low level is applied to this PDWN pin during recording operation, the MSM6688/6688L is halted, and will be maintained in the power down state while PDWN is low. After this pin is restored to a high level, postprocessing for recording will be performed.					
1 2 3 4	1 2 3 4	D0 D1 D2 D3	I/O	Bi-directional data bus to transfer commands and data to and from an external microcontroller.					
54	62	WR	1	Write pulse input pin. Inputting a low pulse to this WR pin causes a command or data to be input via D0-D3 pins.					
55	63	RD	1	Read pulse input pin. Inputting a low pulse to this $\overline{\text{RD}}$ pin causes status bits or data to be output via D0-D3 pins.					
56 11	64 13	CE CE	I	Chip enable input pins. When the $\overline{\text{CE}}$ pin is set to a low level or the CE pin is set to a high level, the write pulse ($\overline{\text{WR}}$), read pulse ($\overline{\text{RD}}$) can be accepted. When the $\overline{\text{CE}}$ pin is set to a high level or CE pin is set to a low level, the write pulse ($\overline{\text{WR}}$) and read pulse ($\overline{\text{RD}}$) cannot be accepted so that data cannot be transferred to and from via D0-D3 pins.					
5	6	BUSY	0	Outputs a high level while a command is being executed. When this pin is held high, do not apply any data to D0-D3 pins. The state of this BUSY pin is the same as the contents of the BUSY bit of the status register.					
6	7	RPM	0	Outputs a high level during recording or playback operation. The state of this RPM is the same as the contents of the RPM bit of the status register.					
7	8	VPM	0	Outputs a high level during the standby for voice after the start of voice triggered recording and the record/playback is stopped temporarily by inputting the PAUSE command. The state of this VPM pin is the same as the contents of the VPM bit of the status register.					

P	Pin		Typo	Description			
QFP	TQFP	Symbol	Туре	Description			
52	60	NAR	0	This NAR bit indicates whether the phrase designation by the CHAN command is enabled or disabled. In the ROM playback operation, specify the next phrase after making sure that the NAR output is high, and input the START command.			
8	9	ACON	I	Used to select the use or nonuse of the pop noise suppression circuit at the analog output (AOUT) pin. When low level, the pop noise suppression circuit is not used. When high level, the pop noise suppression circuit is used.			
47	54	XT	I	Used to connect an oscillator. When an external clock is used, input the clock through this pin. At the power down state, this pin must be set to the ground level.			
48	55	XT	0	Used to connect an oscillator, when an external clock is used, this pin must be left open.			
51	59	MON	0	Outputs a high level while the record/playback operation is being performed. Outputs a synchronizing clock while record/playback activated by the EXT command is being performed.			
12-15, 34 9, 33	14-17, 38 10, 37	TEST TEST	I	Used to test the MSM6688/6688L. Input a low level to the TEST pin and a high level to the $\overline{\text{TEST}}$ pin.			

ABSOLUTE MAXIMUM RATINGS (for MSM6688 (5 V Version))

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	V_{DD}	Ta = 25°C	-0.3 to +7.0	V
Input voltage	V _{IN}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Storage temperature	T _{STG}	_	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS (for R MSM6688 (5 V Version))

Parameter	Symbol	Condition	Range	Unit
Power supply voltage	V_{DD}	DGND = AGND = 0 V	3.5 to 5.5 (Note 3)	V
Operating temperature	T _{OP}	_	-40 to +85	°C
Master clock frequency	f _{OSC}	_	4.0 to 8.192	MHz

ELECTRICAL CHARACTERISTICS (for MSM6688 (5 V Version))

DC Characteristics

 $DV_{DD} = DV_{DD'} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V (Note 3)}$ $DGND = AGND = 0 \text{ V}, \text{ Ta } = -40 \text{ to } +85^{\circ}\text{C}$

2012 Note 01, 14 10 to 10						
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
High input voltage	V_{IH}	_	$0.8 \times V_{DD}$	_	_	V
Low input voltage	V_{IL}	_	_	_	$0.2 \times V_{DD}$	V
High output voltage	V_{OH}	I _{OH} = -40 μA	$V_{DD} - 0.3$	_	_	V
Low output voltage	V_{OL}	I _{OL} = 2 mA	_	_	0.45	V
High input current (Note 1)	I _{IH1}	$V_{IH} = V_{DD}$	_	_	10	μΑ
High input current (Note 2)	I _{IH2}	$V_{IH} = V_{DD}$	_	_	20	μΑ
Low input current (Note 1)	I _{IL1}	V _{IL} = GND	-10	_	_	μΑ
Low input current (Note 2)	I _{IL2}	V _{IL} = GND	-20	_	_	μΑ
Operating current consumption	I _{DD}	f _{OSC} = 8 MHz, no load	_	15	30	mA
Standby current		During power down, no load Ta = -40 to +70°C	_	_	10	μΑ
Consumption	I _{DDS}	During power down, no load Ta = -40 to +85°C	_	_	50	μΑ

Notes: 1. Applies to all input pins excluding the XT pin.

- 2. Applies to the XT pin.
- 3. Recording and playback should be performed at a power supply voltage of 4.5 to 5.5 V. For other operations such as backup for a serial register, the IC operates at 3.5 to 5.5 V.

Analog Characteristics

 $DV_{DD} = DV_{DD'} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ DGND = AGND = 0 V, Ta = $-40 \text{ to } +85^{\circ}\text{C}$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
DA output relative error	V _{DAE}	No load	-	_	_	mV
FIN admissible input voltage range	V_{FIN}	1	1		V _{DD} – 1	V
FIN input impedance	R _{FIN}		1		_	$M\Omega$
ADIN admissible input voltage range	V _{ADIN}		0	_	V_{DD}	V
ADIN input impedance	R _{ADIN}	_	1	_	_	ΜΩ
Op-amp open loop gain	G _{OP}	f _{IN} = 0 to 4 kHz	40	_	_	dB
Op-amp input impedance	R _{INA}	_	1	_	_	МΩ
Op-amp load resistance	R _{OUTA}		200		_	kΩ
AOUT load resistance	R _{AOUT}	_	50	_	_	kΩ
FOUT load resistance	R _{FOUT}	_	50	_	_	kΩ

AC Characteristics

 $DV_{DD} = DV_{DD'} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ $DGND = AGND = 0 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}$ $f_{OSC} = 4.096 \text{ MHz}, f_{SAMP} = 8.0 \text{ kHz}$

			$t_{OSC} = 4.096$	MHZ, tsamp	= 8.0 kHz
Parameter	Symbol	Min.	Тур.	Max.	Unit
RESET pulse width	t _{RST}	1	_	_	μs
RESET execution time (Note 1) *	t _{REX}	_	1	_	ms
PDWN low level time *	t _{PDL}	500	_	_	μs
PDWN high level time *	t _{PDH}	500	_	_	μs
Oscillating time after input of PDWN *	t _{PX}	125	_	500	μs
BUSY time after release of PDWN (Note 1) *	t _{BPD}	0.25	_	80	ms
RD pulse width	t _{RR}	200	_	_	ns
Setup and hold time of $\overline{\text{CE}}$ and $\overline{\text{CE}}$ for $\overline{\text{RD}}$	t _{CR}	30	_	_	ns
Time from RD fall to data valid	t _{DRE}	_	_	200	ns
Time from RD rise to data float	t _{DRF}	_	10	50	ns
WR pulse width	t _{ww}	200	_	_	ns
Setup and hold time of $\overline{\text{CE}}$ and $\overline{\text{CE}}$ for $\overline{\text{WR}}$	t _{CW}	30	_	_	ns
Data setup time to WR rise	t _{DWS}	100	_	_	ns
Data hold time from WR rise	t _{DWH}	30	_	_	ns
RD and WR disable time	t _{DRW}	250	_	_	ns
BUSY time after release of RESET (Note 1) *	t _{BR}	_	_	1	ms
BUSY time after input of 1-nibble command **	t _{B1}	_	_	16	μs
BUSY time after input of 2-nibble command **	t _{B2}	_	_	16	μs
BUSY time after input of 3-nibble command **	t _{B3}	_	_	16	μs
BUSY time after input of 2-nibble or 3-nibble command data **	t _{BD}	_	_	16	μs
WAIT time after input of BLKRD command *	t_{WBR}	270	_	_	μs
WAIT time after output of BLKRD command block data *	t _{WDR}	50	_	_	μs
BUSY time after input of ADRWR command *	t _{BAW}	_	_	270	μs
BUSY time after input of ADRWR command address data *	t _{BAD}	_	_	50	μs
WAIT time after input of ADRRD command *	t _{WAR}	270	_	_	μs
WAIT time after output of ADRRD command address data *	t _{WDR}	50	_	_	μs
Address control time at start of record/playback *	t _{AD1}	_	1	_	ms

Items with * are proportional to the period of master clock frequency f_{OSC} .

Items with ** are proportional to the period of the master clock frequency f_{OSC} , and are also proportional to the sampling frequency f_{SAMP} during record/playback.

Note: 1. The oscillation startup stabilization time is added to t_{REX} , t_{BPD} and t_{BR} .

The oscillation startup stabilization time is several tens of milliseconds for crystal oscillators and is several hundreds of microseconds for ceramic oscillators.

> $DV_{DD} = DV_{DD'} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ DGND = AGND = 0 V, $Ta = -40 \text{ to } +85^{\circ}\text{C}$ f_{OSC} = 4.096 MHz, f_{SAMP} = 8.0 kHz

					10SC - 4.090	IVII IZ, ISAMP	- 0.0 KI IZ
	Parar	meter	Symbol	Min.	Тур.	Max.	Unit
Time from input of		Flex record *	t _{STCM}	_	_	50	ms
	-	Flex playback *	t _{STCM}	_	_	20	ms
	minana to	Direct record/playback *	t _{STCM}	_	_	1	ms
		ROM playback *	t _{STCM}	_	_	1	ms
Time from input of STOP		Flex record *	t _{SPCM}	_	_	80	ms
		Flex playback *	t _{SPCM}	_	_	2	ms
command	to MON fall	Direct record/playback *	t _{SPCM}	_	_	2	ms
		ROM playback *	t _{SPCM}	_	_	2	ms
Time from RPM bit	input of START	command to setting of	t _{STCR}	_	_	16	μs
	•	ommand to end of	t _{SPCR}	_	_	2	ms
Time from	input of STOP	Flex record *	t _{SPCV}	_	_	80	ms
	to release of r voice	Direct record *	t _{SPCV}	_	_	2	ms
	input of START continuos playba	command to NAR bit	t _{STCN}	_	_	16	μs
Unvoiced t	ime between phi	rases during continuous	t _{MID}	_	1.25	_	ms
Time from input of PAUSE command to setting of VPM bit **			t _{PSCP}	_	_	16	μs
		command during pause **	t _{STCP}	_	_	500	μs
Time from	input of STOP c	ommand during pause **	t _{SPCP}	_	_	500	μS
	WAIT time afte	r input of command *	t _{wcrw}	770	_	_	μs
	WAIT time afte	r input of REC command *	t _{WRC}	16	_		μs
	WAIT time afte	r input of write data *	t _{WWD}	50	_	_	μs
command	WAIT time afte	r input of PLAY command *	t _{WPL}	50	_	_	μs
	WAIT time after	input of STOP command *	t _{WSP}	50	_	_	μs
	WAIT time afte	r input of command *	t _{WRW}	16	_	_	μs
	WAIT time afte (2nd-5th nibble	r input of address s) *	t _{WA1}	16	_	_	μs
DTRW and	WAIT time afte (6th nibble)	r input of address	t _{WA2}	270	_	_	μs
RPM bit Time from in record/playb Time from in command to standby for v Time from in fall during co Unvoiced tin playback Time from in to resetting of the rese	WAIT time afte	r input of REC command *	t _{WRC}	16	_	_	μs
	WAIT time afte	r input of write data *	t _{WWD}	50	_	_	μs
Time from ir RPM bit Time from ir record/playst Time from ir command to standby for Time from ir fall during co Unvoiced tir playback Time from ir VPM bit Time from ir to resetting Time from ir to resetting CHRW command DTRW and DTRD commands	WAIT time afte	r input of PLAY command *	t _{WPL}	50	_	_	μs
	WAIT time after	input of STOP command *	t _{WSP}	16			μs

Items with * are proportional to the period of master clock frequency f_{OSC} . Items with ** are proportional to the period of the master clock frequency f_{OSC} , and are also proportional to the sampling frequency f_{SAMP} during record/playback.

> $DV_{DD} = DV_{DD'} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ DGND = AGND = 0 V, $Ta = -40 \text{ to } +85^{\circ}\text{C}$ f_{OSC} = 4.096 MHz, f_{SAMP} = 8.0 kHz

					10SC - 4.030	TVII 12, ISAMP	0.0 10112
Parameter			Symbol	Min.	Тур.	Max.	Unit
WAIT time for deletion of all phrases after input of DEL command *		t_{WBLA}	550			ms	
	e for deletion of a specified phase after EL command	*	t _{WBLI}	70	1	1	ms
Time to s	tart of DC level transition after input of mand	*	t_{LV}	_	_	16	μs
DC level	transition time (GND to 1/2 V _{DD})	*	t _{AOR}		64		ms
DC level	transition time (1/2 V _{DD} to GND)	*	t _{AOF}		256	l	ms
	Time from input of EXT command to MON rise	**	t _{EM}	_	_	330	μs
	MON high level time	**	t_{MH}	_	31	_	μs
	MON low level time	**	t_{ML}		94	l	μs
	Time from MON rise to $\overline{\text{RD}}$ pulse rise during recording	**	t _{ERD}	_	_	120	μs
EXT command	Time from MON rise to $\overline{\text{WR}}$ pulse rise during playback	**	t _{EWR}			120	μs
	Time from ADPCM data WR pulse to input of STOP command during playbac	k **	t _{WE1}	16	1	I	μs
	Time from MON rise to input of STOP command	**	t _{ESP}		_	100	μs
	Time from input of STOP command to end of record/playback	**	t_{WEX}	_	_	250	μs

Items with * are proportional to the period of master clock frequency f_{OSC} . Items with ** are proportional to the period of the master clock frequency f_{OSC} , and are also proportional to the sampling frequency f_{SAMP} during record/playback.

ABSOLUTE MAXIMUM RATINGS (for MSM6688L (3 V Version))

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage	V_{DD}	Ta = 25°C	-0.3 to +7.0	V
Input voltage	V _{IN}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Storage temperature	T _{STG}	_	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS (for MSM6688L (3 V Version))

Parameter	Symbol	Condition	Range	Unit
Power supply voltage	V_{DD}	DGND = AGND = 0 V	2.7 to 3.6	V
Operating temperature	T _{OP}	_	-40 to +85	°C
Master clock frequency	f _{OSC}	_	4.0 to 8.192	MHz

ELECTRICAL CHARACTERISTICS (for MSM6688L (3 V Version))

DC Characteristics

 $DV_{DD} = DV_{DD'} = AV_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ DGND = AGND = 0 V, Ta = -40 to +85°C

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
High input voltage	V _{IH}	_	$0.85 \times V_{DD}$	1	_	V
Low input voltage	V _{IL}	_	_	_	$0.15 \times V_{DD}$	V
High output voltage	V _{OH}	$I_{OH} = -40 \mu A$	$V_{DD} - 0.3$		_	V
Low output voltage	V _{OL}	I _{OL} = 2 mA	_		0.45	V
High input current (Note 1)	I _{IH1}	$V_{IH} = V_{DD}$	_	_	10	μΑ
High input current (Note 2)	I _{IH2}	$V_{IH} = V_{DD}$	_	_	20	μΑ
Low input current (Note 1)	I _{IL1}	V _{IL} = GND	-10	_	_	μΑ
Low input current (Note 2)	I _{IL2}	V _{IL} = GND	-20	_	_	μΑ
Operating current consumption	I _{DD}	f _{OSC} = 8 MHz, no load	_	15	30	mA
Standby current		During power down, no load Ta = -40 to +70°C	_	_	15	μΑ
Consumption	I _{DDS}	During power down, no load Ta = -40 to +85°C	_	_	100	μΑ

Notes: 1. Applies to all input pins excluding the XT pin.

2. Applies to the XT pin.

Analog Characteristics

 $DV_{DD} = DV_{DD'} = AV_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ $DGND = AGND = 0 \text{ V}, Ta = -40 \text{ to } +85^{\circ}\text{C}$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
DA output relative error	V _{DAE}	No load	_	_	10	mV
FIN admissible input voltage range	V_{FIN}	_	$1/4 \times V_{DD}$	_	$3/4 \times V_{DD}$	V
FIN input impedance	R _{FIN}	_	1	_	_	MΩ
ADIN admissible input voltage range	V_{ADIN}	_	0		V_{DD}	٧
ADIN input impedance	R _{ADIN}	_	1	_	_	МΩ
Op-amp open loop gain	G _{OP}	f _{IN} = 0 to 4 kHz	40	_	_	dB
Op-amp input impedance	R _{INA}	_	1	_	_	MΩ
Op-amp load resistance	R _{OUTA}	_	200	_	_	kΩ
AOUT load resistance	R _{AOUT}		50	_	_	kΩ
FOUT load resistance	R _{FOUT}	_	50	_	_	kΩ

AC Characteristics

 $DV_{DD} = DV_{DD'} = AV_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ $DGND = AGND = 0 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C}$ $f_{OSC} = 4.096 \text{ MHz}, f_{SAMP} = 8.0 \text{ kHz}$

			$t_{OSC} = 4.096$	MHZ, tsamp	= 8.0 kHz
Parameter	Symbol	Min.	Тур.	Max.	Unit
RESET pulse width	t _{RST}	1	_		μs
RESET execution time (Note 1) *	t _{REX}	_	1		ms
PDWN low level time *	t _{PDL}	500	_		μs
PDWN high level time *	t _{PDH}	500	_		μs
Oscillating time after input of PDWN *	t _{PX}	125	_	500	μs
BUSY time after release of PDWN (Note 1) *	t _{BPD}	0.25	_	80	ms
RD pulse width	t _{RR}	200	_	_	ns
Setup and hold time of $\overline{\text{CE}}$ and $\overline{\text{CE}}$ for $\overline{\text{RD}}$	t _{CR}	30	_		ns
Time from RD fall to data valid	t _{DRE}	_	_	200	ns
Time from RD rise to data float	t _{DRF}	_	10	50	ns
WR pulse width	t _{ww}	200	_	ı	ns
Setup and hold time of $\overline{\text{CE}}$ and $\overline{\text{CE}}$ for $\overline{\text{WR}}$	t _{CW}	30	_		ns
Data setup time to WR rise	t _{DWS}	100	_		ns
Data hold time from WR rise	t _{DWH}	30	_		ns
RD and WR disable time	t _{DRW}	250	_		ns
BUSY time after release of RESET (Note 1) *	t _{BR}	_	_	1	ms
BUSY time after input of 1-nibble command **	t _{B1}	_	_	16	μs
BUSY time after input of 2-nibble command **	t _{B2}	_	_	16	μs
BUSY time after input of 3-nibble command **	t _{B3}	_	_	16	μs
BUSY time after input of 2-nibble or 3-nibble command data **	t _{BD}	_	_	16	μs
WAIT time after input of BLKRD command *	t _{WBR}	270	_		μs
WAIT time after output of BLKRD command block data *	t _{WDR}	50	_	-	μs
BUSY time after input of ADRWR command *	t _{BAW}	_	_	270	μs
BUSY time after input of ADRWR command address data *	t _{BAD}	_	_	50	μs
WAIT time after input of ADRRD command *	t _{WAR}	270	_	_	μs
WAIT time after output of ADRRD command address data *	t _{WDR}	50	_	_	μs
Address control time at start of record/playback *	t _{AD1}	_	1	_	ms

Items with * are proportional to the period of master clock frequency f_{OSC} .

Items with ** are proportional to the period of the master clock frequency f_{OSC} , and are also proportional to the sampling frequency f_{SAMP} during record/playback.

Note: 1. The oscillation startup stabilization time is added to t_{REX} , t_{BPD} and t_{BR} .

The oscillation startup stabilization time is several tens of milliseconds for crystal oscillators and is several hundreds of microseconds for ceramic oscillators.

> $DV_{DD} = DV_{DD}$, = $AV_{DD} = 2.7$ to 3.6 V DGND = AGND = 0 V, $Ta = -40 \text{ to } +85^{\circ}\text{C}$ f_{OSC} = 4.096 MHz, f_{SAMP} = 8.0 kHz

					10SC - 4.090	IVII IZ, ISAMP	- 0.0 KI IZ
	Paran	neter	Symbol	Min.	Тур.	Max.	Unit
		Flex record *	t _{STCM}	_	_	50	ms
Time from		Flex playback *	t _{STCM}	_	_	20	ms
START command to MON rise		Direct record/playback *	t _{STCM}	_	_	1	ms
		ROM playback *	t _{STCM}	_	_	1	ms
		Flex record *	t _{SPCM}	_	_	80	ms
Time from	input of STOP	Flex playback *	t _{SPCM}	_	_	2	ms
command	to MON fall	Direct record/playback *	t _{SPCM}	_	_	2	ms
		ROM playback *	t _{SPCM}	_	_	2	ms
Time from RPM bit	input of START	command to setting of	t _{STCR}	_	_	16	μs
Time from record/pla	•	ommand to end of	t _{SPCR}		_	2	ms
	input of STOP	Flex record *	t _{SPCV}	_	_	80	ms
command standby fo	to release of or voice	Direct record *	t _{SPCV}	_	_	2	ms
	input of START ntinuos playback	command to NAR bit fall	t _{STCN}	_	_	16	μs
Unvoiced playback	Unvoiced time between phrases during continuous playback *			_	1.25	_	ms
Time from input of PAUSE command to setting of VPM bit **			t _{PSCP}	_	_	16	μs
Time from input of START command during pause to resetting of VPM bit **		tstcp	_	_	500	μs	
Time from resetting of		ommand during pause to **	t _{SPCP}	_	_	500	μs
	WAIT time after	input of command '	t _{WCRW}	770	_	_	μs
	WAIT time after	input of REC command *	t _{WRC}	16	_	_	μs
CHRW	WAIT time after	input of write data '	t _{WWD}	50	_	_	μs
command	WAIT time after input of PLAY command *		, t _{WPL}	50	_	_	μs
	WAIT time after	input of STOP command *	t _{WSP}	50	_	_	μs
	WAIT time after	input of command '	t _{WRW}	16	_	_	μs
	WAIT time after (2nd-5th nibbles	input of address	t _{WA1}	16	_	_	μs
DTRW and DTRD	WAIT time after (6th nibble)	input of address	t _{WA2}	270	_	_	μs
commands	WAIT time after	input of REC command *	twrc	16	_	_	μs
	WAIT time after	input of write data '	t _{WWD}	50	_	_	μs
		input of PLAY command *		50	_	_	μs
	WAIT time after	input of STOP command *	t _{WSP}	16	_	_	μs

Items with * are proportional to the period of master clock frequency f_{OSC} . Items with ** are proportional to the period of the master clock frequency f_{OSC} , and are also proportional to the sampling frequency f_{SAMP} during record/playback.


> DV_{DD} = $DV_{DD'}$ = AV_{DD} = 2.7 to 3.6 V DGND = AGND = 0 V, $Ta = -40 \text{ to } +85^{\circ}\text{C}$ f_{OSC} = 4.096 MHz, f_{SAMP} = 8.0 kHz

	Parameter	Symbol	Min.	Тур.	Max.	Unit
	WAIT time for deletion of all phrases after input of DEL command *		550	_	_	ms
	e for deletion of a specified phrase after EL command	* t _{WBLI}	70	_	_	ms
Time to so	tart of DC level transition after input of LEV វ	t _{LV}	_	_	16	μs
DC level t	transition time (GND to 1/2 V _{DD})	* t _{AOR}		64	_	ms
DC level t	transition time (1/2 V _{DD} to GND)	* t _{AOF}	_	256	_	ms
	Time from input of EXT command to MON rise *	, t _{EM}	_	_	330	μs
,	MON high level time *	* t _{MH}	_	31	_	μs
·	MON low level time *	* t _{ML}	_	94	_	μs
	Time from MON rise to RD pulse rise during recording *	, t _{ERD}	_	_	120	μs
EXT command	Time from MON rise to WR pulse rise during playback *	, t _{EWR}	_	_	120	μs
	Time from ADPCM data WR pulse to input of STOP command during playback		16	_	_	μs
	Time from MON rise to input of STOP command *	, t _{ESP}		_	100	μs
	Time from input of STOP command to end of record/playback *	* t _{WEX}	_	_	250	μs


Items with * are proportional to the period of master clock frequency f_{OSC} . Items with ** are proportional to the period of the master clock frequency f_{OSC} , and are also proportional to the sampling frequency f_{SAMP} during record/playback.

TIMING DIAGRAMS

Reset Function




Power Down by the \overline{PDWN} pin




Note: 1. When an external clock is used, apply a low level to the $\overline{\text{PDWN}}$ pin and then continue to apply the external clock to the XT pin for t_{PX} .


Data Read Timing $(\overline{RD} \text{ Pulse})$



Data Write Timing (WR Pulse)




Inputting 1-Nibble Commands (NOP, PAUSE, PLAY, REC, START, STOP and DEL Commands)



t_{B1}: NOP, PAUSE, PLAY, REC, START, and STOP commands tw_{BLA}: DEL command (deletion of all phrases)
tw_{BL1}: DEL command (deletion of a specified phrase)


Inputting 2-Nibble Commands (SAMP, VDS, and LEV Commands)




The LEV command is used to specify the playback level. See the timing diagram for DC level transition by the LEV command.

Inputting 3-Nibble Commands (CHAN and BLKWR Commands)

OKI Semiconductor








1. After making sure that the MSM6688/6688L is not in the busy state by checking the BUSY bit of the status register, input the BLKRD command.

2. Then, the data is read according to the 2nd and 3rd nibble command.

However, the status of the BUSY bit cannot be verified by inputting the $\overline{\text{RD}}$ pulse. Therefore, input the $\overline{\text{RD}}$ pulse either after the waiting time t_{WBR} or t_{WDR} or after verifying the BUSY state at BUSY output pin.


Inputting the ADRWR Command



 After making sure that the MSM6688/6688L is not in the busy state by checking the BUSY bit of the status register, input the ADRWR command.

- Then, input 2nd-11th nibble address data after making sure that the MSM6688 is not in the BUSY state by one of the following two methods.
- Check of the BUSY bit in the status register
- Input the next WR pulse after the waiting time t_{BAD} or t_{BAD}.

Inputting the ADRRD Command




1. After making sure that the MSM6688/6688L is not in the busy state by checking the BUSY bit of the status register, input the ADRRD command.

2. Then, the address data is read according to 2nd through 11th nibble command.


The state of the BUSY bit cannot be checked by the RD pulse.

Therefore, input the $\overline{\text{RD}}$ pulse either after the waiting time t_{WAR} or t_{WDR} or after verifying the BUSY state at the BUSY output pin.



Note: t_{STCM} and t_{SPCM} vary depending on the control mode for record/playback and on record or playback mode.






Note: t_{spov} varies depending on the recording mode (flex recording or direct recording).

Standby 2nd phrase playback Address control **t**MID START command * tstcn 1st phrase playback CHAN command (2nd phrase) Timing for Continuous ROM Playback by Input of Address Code Address control **t**AD1 START **t**STCM Standby CHAN command (1st phrase) tstcr Status register 0 0 \equiv RPM bit NAR bit AOUT D0-D3 MON WR


75/167







twsp input enabled STOP command Read data Read access twpL PLÀY command twwp Write data Write access REC command twrc > Command execution twcrw <u>(</u>0/<u>)</u> \equiv \equiv D0-D3 WR RD


Timing for Data Transfer by CHRW Command












When reading the ADPCM data, input the RD pulse to satisfy time tern from rise of MON to Notes:

rise of the rise of \overline{RD} pulse. Input the STOP command when the MON pin is "H", after reading the ADPCM data. At that time, it is required to satisfy time t_{ESP} from rise of MON to input of the STOP command.


ĸi



1. When writing the ADPCM data, input the WR pulse to satisfy time t_{EWR} from rise of MON to rise of the WR pulse. Notes:

Input the STOP command when the MON pin is "H", after writing the ADPCM data. At that time, it is required to satisfy time $t_{\rm ESP}$ from rise of MON to input of the STOP command, and interval $t_{\rm WE1}$ between the WR pulse and the STOP command pulse.

If the ADPCM data is input beginning with the second or following part of a phrase or with data missing, normal Input the ADPCM data beginning with the top of a phrase every sampling period sequentially. (playback) waveforms cannot be regenerated. က



FUNCTIONAL DESCRIPTION

Recording Time and Memory Capacity

The recording time depends on the memory capacity of the external serial registers, sampling frequency, and ADPCM bit length, and is given by

Recording time =
$$\frac{1.024 \times \text{memory capacity (K bits)}}{\text{sampling frequency (kHz)} \times \text{bit length (bits)}}$$
(seconds)


For example, if the sampling frequency is $\frac{4096}{768}$ kHz (= 5.333 kHz), ADPCM bit length is 3 bits, and four 8M bit serial registers are used, the recording time can be obtained as follows.

Recording time =
$$\frac{1.024 \times (8192 \times 4 - 64)}{5.333 \times 3} = 2093 \text{ seconds}$$
$$= 34 \text{ minutes } 53 \text{ seconds}$$

In the above equation, the memory capacity is obtained by subtracting the memory capacity (64K bits) for the channel index area from the total memory capacity.

Connection of an Oscillator

Connect a ceramic oscillator or a crystal oscillator to XT and $\overline{\text{XT}}$ pins as shown below. The optimal load capacities when connecting ceramic oscillators from MURATA MFG., KYOCERA CORPORATION, and TDK CORPORATION are shown below for reference.



1. MSM6688

Ceramic oscillator			Optimal load capacity		Power supply	Operating
	Туре	Freq. (MHz)	C1 (pF)	C2 (pF)	voltage (V)	temperature (°C)
	CSTLS4M00G53-B0 (with capacitor)	4.0				
(i)	CSTCR4M00G53-R0 (with capacitor)	4.0				
A MFG.	CSTLS6M00G53-B0 (with capacitor)	6.0		_	3.5 to 5.5	-40 to +85
MURATA	CSTCR6M00G53-R0 (with capacitor)	0.0			3.3 10 3.3	
Σ	CSTLS8M00G53-B0 (with capacitor)	8.0				
	CSTCC8M00G53-R0 (with capacitor)	0.0				


Ceramic oscillator			Optimal load capacity		Power supply voltage (V)	Operating	
	Туре	Freq. (MHz)	C1 (pF) C2 (pF)		voitage (v)	temperature (°C)	
	KBR-4.0MSA KBR-4.0MKS (with capacitor)	4.0					
CORP.	PBRC4.00A PBRC4.00B		.0 33	33		-40 to +85	
YOCERA CC	KBR-6.0MSA KBR-6.0MKS (with capacitor)	6.0			3.5 to 5.5		
KYOC	PBRC6.00A PBRC6.00B						
	KBR-8.0M						
	PBRC8.00A PBRC8.00B	8.0					

2. MSM6688L

Ceramic oscillator			Optimal load capacity		Power supply	Operating
	Туре	Freq. (MHz)	C1 (pF)	C2 (pF)	voltage (V)	temperature (°C)
	CSTLS4M00G53-B0					
	(with capacitor)	4.0				
	CSTCR4M00G53-R0	4.0				
Ġ	(with capacitor)					
₹	CSTLS6M00G53-B0					
₹	(with capacitor)	6.0	_	_	2.7 to 3.6	-40 to +85
MURATA MFG.	CSTCR6M00G53-R0 (with capacitor)					
₽	CSTLS8M00G53-B0					
	(with capacitor)					
	CSTCC8M00G53-R0	8.0				
	(with capacitor)					
	KBR-4.0MSB					
	KBR-4.0MKC					
	(with capacitor)	4.0				
	PBRC4.00A					
	PBRC4.00B					
ک	(with capacitor)					
KYOCERA CORP.	KBR-6.0MSB					
\ \X	KBR-6.0MKC					
一览	(with capacitor)	6.00	33	33	2.7 to 3.6	-40 to +85
ŏ	PBRC6.00A		33	33	2.7 to 5.0	-10 to 100
\ ≥	PBRC6.00B					
	(with capacitor)					
	KBR-8.0M					
	PBRC8.00A	8.0				
	PBRC8.00B (with capacitor)					
	FCR4.0M5		33	33		
	FCR4.0MC5	4.0	33	33		
	(with 30pF capacitor)		_	_		
<u> </u>	FCR6.0M5		33	33		
ORP.	FCR6.0MC5					
трк со	(with 30pF capacitor)	6.0	_	_	2.7 to 3.6	-40 to +85
ļģ	CCR6.0MC3		_	_		
'	(with capacitor)					
	FCR8.0M2S	0.0	33	33		
	CCR8.0MC5 (with capacitor)	8.0	_	_		

Power Supply Wiring

As shown in the following diagram, supply the power to this MSM6688 from the same power source, but separate the power supply wiring to the analog portion from that to the logic position.




The following connections are not permitted.



Configuring SGC and SG pins

The internal equivalent circuit around the SGC and SG pins is shown below.



The SG signal is a reference voltage (signal ground) for internal OP amplifiers and LPF.

Install a capacitor between the SGC pin and AGND and between the SG pin and AGND respectively in order to make the SG signal noiseless. It is recommended to use an approx. $0.1\,\mu F$ capacitor, which should be determined after evaluating the tone quality.

It takes several ten msec until the DC levels such as the SG level of the analog circuit is stabilized after the power-down mode is cancelled. The larger capacitance of a capacitor connected to SGC or SG requires the longer time for stabilizing.

After the power-down mode is cancelled, enter voices after the DC levels for the analog circuit has been stabilized.

When the device is in power-down mode, the output voltage of the SG pin becomes unstable. <u>Therefore, SG must not be supplied to external circuits.</u>


Otherwise, power supply current may be leaked via the internal SG circuit.

Same is true for the SGC pin.

Analog Input Amplifier Circuit

This MSM6688 has two built-in operational amplifiers for amplifying the microphone output. Each OP amplifier is provided with the inverting input pin and output pin. The analog circuit reference voltage SG (signal ground) is connected internally to the non-inverting input of each OP amplifier.

For amplification, form an inverting amplifier circuit and adjust the amplification factor by using external resistors as shown below.



During recording, the output V_{LO} of OP amp 2 is connected to the input FIN of the LPF. Adjust the amplification factor by using the external resistors so that the V_{LO} amplitude is within the FIN admissible input voltage (V_{FIN}) range.

If V_{LO} exceeds the V_{FIN} range, the LPF output waveform will be distorted.

The table below shows an example of the allowable FIN input voltage range for the MSM6688 and MSM6688L.


Parameter	Power supply	Allowable FIN input	Allowable FIN input	
Farameter	voltage V _{DD}	Min.	Max.	voltage
MSM6688	5 V	1 V	4 V	3 Vp-p
MSM6688L	3 V	0.75 V	2.25 V	1.5 Vp-p

The value of the OP amplifier load resistance R_{OUTA} is 200 k Ω minimum. Therefore the values of the inverting amplifier circuit feedback resistors R2 and R4 should be 200 k Ω or more.

When OP amplifier 1 is not used and OP amplifier 2 is used, the MIN pin must be connected to AGND or AV_{DD} , and the MOUT pin must be open.

Even if amplification is unnecessary, OP amplifier 2 must be always used.

Below is an example of an analog input amplifier circuit when the amplification factor is 1.




Connection of LPF Circuit Peripherals

The AMON pin is connected internally to the output of the amplifier circuit (LOUT pin) in the recording mode and to the output of the built-in DA converter in the playback mode. Therefore, connect the AMON pin directly to the input (FIN pin) of the built-in LPF.

Both the FOUT and AOUT pins are the output pins of the built-in LPF. Connect the FOUT pin to the input (ADIN pin) of the built-in AD converter and connect the AOUT pin to an external speaker through an external speaker drive amplifier.

In the MSM6688/6688L, the connection of each of the FOUT and AOUT pins is changed to one of the output of the LPF, GND (ground) level, and SG (signal ground) level, depending on the operation status as shown below.

Analog nin	At power down	During operation (RESET pin = L)			
Analog pin	(RESET pin = H)	Recording mode	Playback mode		
FOUT pin	GND level	LPF output (recording waveform)	LPF output		
AOUT pin	GND level	SG level	LPF output (playback waveform)		




Note: This diagram shows the state of each switch during the recording operation.

LPF Characteristics

This MSM6688/6688L contains a fourth-order switched-capacitor LPF.

The attenuation characteristic of this LPF is -40 dB/oct. The cut-off frequency and frequency characteristics of this LPF vary in proportion to the sampling frequency (f_{SAMP}). The cut-off frequency is preset to 0.4 times the sampling frequency. The following graph depicts the frequency characteristics of the LPF at $f_{SAMP} = 8$ kHz.




LPF Frequency Characteristics (f_{SAMP} = 8.0 kHz)

Full Scale of A/D and D/A Converters


Doromotor	Full scale of A/D and D/A converters					
Parameter	Min. (V)	Max. (V)	Amplitude (Vp-p)			
MSM6688	0	V_{DD}	V_{DD}			
MSM6688L	$1/4 \times V_{DD}$	$3/4 \times V_{DD}$	$1/2 \times V_{DD}$			

1. When the MSM6688 is used



Note: Value in parentheses applies when V_{DD} = 5.0 V.

2. When the MSM6688L is used



Note: Value in parentheses applies when $V_{DD} = 3.0 \text{ V}$.

Reset Function

By applying a high level to the RESET pin, the MSM6688/6688L stops oscillation to minimize current consumption and goes to the power-down state. At the same time, the control circuit is reset and initialized.

When this reset operation is performed, the record/playback condition, such as sampling frequency and ADPCM bit length, and the data stored in the serial registers are set to the data stored just before the reset takes place. In this case, the playback level is set to 0 dB amplitude.

If a high level is applied to the RESET pin during command execution or record/playback operation, the MSM6688/6688L is set to the power-down state and initialized state. Internal data and voice data become undefined.

The following shows the power-down state of the MSM6688/6688L.

- (1) Oscillation is stopped and all operations of the internal circuit are halted.
- (2) The current consumption is minimized. When an external clock is used, apply a ground (GND) level to the XT pin at power down so that no current can flow into the oscillation circuit.
- (3) D0-D3 pins constituting the data bus go to the high-impedance state, independent of the state of the \overline{RD} , \overline{CE} , and \overline{CE} pins.
- (4) CS1-CS4 pins are set to a high level to minimize the current consumption of external serial registers and serial voice ROMs.
- (5) The state of the output pins and input/output pins are as follows.

Pin name	Power down mode with RESET = "H"	Power down mode with PDWN = "L"
SAS, TAS, CS1-CS4, RWCK	"H" level	"H" level
SADX, WE, NAR	"H" level	"H" level or "L" level
SADY	"L" level	"H" level or "L" level
MON	"L" level	"L" level
D0-D3, BUSY, RPM, VPM	Hi-Z	Hi-Z
DI/O	Hi-Z	"H" "L" or Hi-Z
AOUT, FOUT	GND level	GND level

After powering up the MSM6688/6688L, be sure to initialize it by applying a high level to the RESET pin.

Power Down by the PDWN pin

By applying a low level to the \overline{PDWN} pin, the MSM6688/6688L is set to the power-down state, in which the frequency oscillation and all operations of internal circuits are halted. Unlike the reset operation by the RESET input, the control circuit will not be initialized by this power-down operation.

The power-down operation will not affect the data in the internal control circuit and external serial registers. Therefore, this power-down operation is useful when the battery backup takes place in case of power failure.

When \overline{PDWN} goes to a low level during command execution, this execution of command is halted at the time that power-down operation is performed. When \overline{PDWN} becomes low during one of the following operations, their respective operations will be performed after the power-down state is released $(\overline{PDWN} = H)$.

- (1) When the MSM6688/6688L is powered down (\overline{PDWN} = L) during the record/playback operation: The record/playback operation is stopped. After the release of the power-down state, the postprocessing will be performed. The end of the postprocessing can be verified by checking the BUSY bit and RPM bit of the status register.
- (2) When the MSM6688/6688L is powered down ($\overline{PDWN} = L$) during the phrase deleting operation: The phrase deleting operation is temporarily stopped and will be restarted after the release of the power-down state. The end of the phrase deleting operation can be verified by checking the BUSY bit.
- (3) When the MSM6688/6688L is powered down ($\overline{PDWN} = L$) during the time the transition of the AOUT output to a DC level by LEV command is in progress: This transition operation is temporarily stopped and will be continued after the release of the power-down state. The end of the transition to a DC level can be verified by checking the BUSY bit.

Record/Playback Control Modes

There are four types of record/playback mode: flex record/playback, ROM playback by inputting address codes, direct record/playback, and direct ROM playback modes. A desired record/playback control mode can be selected by the command mode set in the SAMP command.

Record/playback control mode	Flex record/playback	ROM playback by input of address code	Direct record/playback	Direct ROM playback
Command mode	Mode 0	Mode 1	Mode 2	Mode 3
Number of phrases	63	255	64 (expandable)	As required
Addressing	Indirect addressing by phrase designation	Indirect addressing by phrase designation	Direct addressing by ADRWR command	Direct addressing by ADRWR command
Setting of recording time	Setting by BLKWR command	_	Setting by ADRWR command	_

1. Flex record/playback

The recording area for each phrase is indirectly specified by phrase designation (CA0-CA5, 63 phrases). The recording area for each phrase is controlled by the MSM6688/6688L, so that the address control load of the microcontroller can be reduced.

The recording time is specified by the BLKWR command. During recording operation, the MSM6688/6688L searches the memory areas that are not used by other phrases and writes the voice data on them. Therefore, the phrase control by the microcontroller can be performed easily even in applications in which it is required to perform phrase deletion and re-recording frequently.

2. ROM playback by input of address codes

The playback area of each phrase of the fixed message is indirectly specified by phrase designation (CA0-CA7, 255 phrases).

The table containing the start address and stop address that indicate the playback area, sampling frequency and ADPCM bit length, is written in the index area of the serial voice ROM.

3. Direct record/playback

The recording area for each phrases is specified directly by inputting the address set in the ADRWR command from the microcontroller after a desired phrase has been specified by phrase designation (CA0-CA5, 64 phrases). This means that the address control such as the allocation of memory capacity (recording time) for each phrases is performed by the microcontroller.

This direct record/playback mode is suitable for the case where the number of phrases and the recording time allocated to each phrase are fixed. If the table containing the start address and stop address of each phrase is stored in the microcontroller or an external circuit, it becomes possible to perform record/playback of 65 or more phrases.

4. Direct ROM playback

The playback area of each phrase for a fixed message is specified directly by inputting the address set in the ADRWR command from the microcontroller. In this case, it is required to store the table containing the start and stop addresses of each phrase, sampling frequency and ADPCM bit length in the microcontroller and the external ROM.

If a serial voice ROM products for the MSM6388/MSM6588/6588L ADPCM solid state recorders are used for the MSM6688/6688L, this direct ROM playback mode is applied.

Data Configuration of External Serial Registers

The external RAM constitutes a virtual memory with a address space of (X addresses in the word direction) \times (depth of 1K bits) through the DRAM interface (MSM6791).

This virtual memory is addressable only for X addresses in the word direction.

The external RAM is divided into the channel index area that stores the data for address control of each phrase and the voice (ADPCM) data area.

The address space and channel index area in the flex record/playback mode are different from those in the direct record/playback mode.

1. Address space allocation of external serial registers

1.1 Address space for the flex record/playback mode

In the flex record/playback mode, the total memory capacity of external serial registers is equally divided into 256 blocks that are addressable by 00h-FFh.

Each block is composed of multiple words each having the depth of 1K bits. X addresses in the word direction are offset addresses in the blocks. The memory capacity of one block and the maximum address of X addresses vary depending on the total memory capacity of serial registers externally connected.

RSEL2	L	L	Н	Н	
RSEL1		L	Н	L	Н
Total memory capacity (Number of serial registers)		8M bits (1)	16M bits (2)	24M bits (3)	32M bits (4)
Memory capacity of one bloc	32K bits	64K bits	128K bits	128K bits	
December Constitution	16 kbps	2.0 seconds	4.1 seconds	8.2 seconds	8.2 seconds
Recording time of one block	24 kbps	1.4 seconds	2.7 seconds	5.5 seconds	5.5 seconds
DIOCK	32 kbps	1.0 seconds	2.0 seconds	4.1 seconds	4.1 seconds
Number of words of one bloc	32 words	64 words	128 words	128 words	
[Offset address]	[00h-1Fh]	[00h-3Fh]	[00h-7Fh]	[00h-7Fh]	
Number of initially available b	olocks	254 (FEh)	255 (FFh)	191 (BFh)	255 (FFh)


The storing method of 1K-bit ADPCM data in the Y direction varies depending on the ADPCM bit length (3-bit ADPCM or 4-bit ADPCM).

- (1) For 3-bit ADPCM, (3 bits × 340 samples + unused 4 bits = 1024 bits) are stored in the 1K-bit memory area.

 One Y address is allocated to two ADPCM data samples, so that Y addresses are addressable by 00-A9h
- (2) For 4-bit ADPCM, (4 bits \times 256 samples = 1024 bits) are stored in the 1K-bit memory area.

 One Y address is allocated to two ADPCM data samples, so that Y addresses are addressable by 00-7Fh

Address Space Allocation of RAM (Flex record/playback, 32M-bit)




1.2 Address space allocation in the direct record/playback mode

In the direct record/playback mode, address control is performed by (X addresses in the word direction) \times (1K bit depth in the Y direction). The maximum address of X addresses in the word direction varies depending on the total memory capacity of RAM externally connected. The header 64 words (64K bits) of the RAM are used as the channel index area. Therefore, addresses after X address 0040h can be used as the voice data area.

RSEL2	L	L	L	Н	Н
RSEL1	L	L	Н	L	Н
Total memory capacity	4M bits	8M bits	16M bits	24M bits	32M bits
No. of words	4K words	8K words	16K words	24K words	32K words
X address	0000h-0FFFh	0000h-1FFFh	0000h-3FFFh	0000F-5FFFh	0000h-7FFFh

The storage method of 1K-bit ADPCM data in the Y direction is identical to that for the flex record/playback mode. For 3-bit ADPCM data, the storage locations are addressable by 00h-A9h, For 4-bit ADPCM data, the storage locations are addressable by 00h-7Fh.

Address Space Allocation of RAM (Direct record/playback)




- 2. Channel index area of serial registers
- 2.1 Channel index area in the flex record/playback mode

In the flex record/playback mode, the channel index area for one phrase (1K bits) consists of 64K-bit address data, 704-bit user data, and 256-bit address control block table. The address data consists of the number of blocks, stop Y address, stop X address, start block, stop block, and PRED block. In the following, these areas are summarized.

- (1) Number of blocks: This area stores the number of blocks (recorded time) used for recording of one phrase. Address ch00 stores the number of unused blocks (available blocks). This number of blocks can be read by the BLKRD command. The recorded time for one phase and the unused capacity (available recording time) of memory can be obtained.
- (2) Stop Y address: This area stores the stop Y address of the phrase. A Y address location is addressable by one of 00h-A9h for 3-bit ADPCM, and by one of 00h-7Fh for 4-bit ADPCM.
- (3) Stop X address: This area stores the stop X address of a phrase. This X address is offset address of the block. One X address has a 1K-bit memory area. The memory capacity of one block varies depending on the number of serial registers connected externally, and addressing also varies accordingly.
- (4) Start block and stop block: The total memory capacity of serial registers is equally divided into 256 blocks. Addresses 00h-FFh are assigned to these blocks. The start block and stop block are stored in the start block area and stop block area, respectively.

(5) PRED block: This area stores the address of a block immediately before the stop block. In the flex record/playback mode, each recording area is controlled on a per-block basis. Therefore, a phrase is not always stored continuously in serial registers. For example, if a phrase is recorded in three blocks 03h, 04h and 07h. The PRED block stores 04h. This PRED block is used to change the stop block and stop X address for deleting a tail part of the recorded phrase.


- (6) User data: This user data area can be used by the user. The data can be written to and read from this area by the CHRW command.
 - This user data area is provided independently for each phrase, so that it is useful to store the sampling frequency, ADPCM bit length and recorded time.
- (7) Block table: The block table is an area used for the block control.



2.2 Channel index area in the direct record/playback mode

In the direct record/playback mode, the channel index area for one phrase (1K bits) consists of 64-bit address data and 960-bit user data. The address data consists of the stop Y address, stop X address, start X address, and unused area.

- (1) Stop Y address: In the same manner as in the direct record/playback mode, the stop address can be specified by one of 00h-A9h for 3-bit ADPCM and 00h-7Fh for 4-bit ADPCM.
- (2) Start X address and stop X address: An X address is specified by 16 bits (15 effective bits). The 32K-word X address space can be addressed by 000h-7FFFh.
- (3) User data: In the same manner as in the direct record/playback mode, this user data area can be used by the user. The data can be written to and read from this area by the CHRW command.



Data Configuration of External Serial Voice ROMs

The external serial voice ROMs are composed of (X addresses in the word direction) \times (depth of 1K bits). The addressing is possible only for X addresses in the word direction. The maximum address of the X addresses in the word direction varies depending on the total memory capacity of the serial voice ROMs externally connected. In the ROM playback by input of address code, the header 16 words (16K bits) are used as the channel index area, so that the addresses after address 010h can be used as the voice data area.


Total memory (Number of	•	1M bits (1)	2M bits (2)	3M bits (3)	4M bits (4)
ROM playback by	Number of words	1008 words	2032 words	3056 words	4080 words
input of address code	X address	010h-3FFh	010h-7FFh	010h-BFFh	010h-FFFh
Direct ROM playback	Number of words	1024 words	2048 words	3072 words	4096 words
DIRD command	X address	000h-3FFh	000h-7FFh	000h-BFFh	000h-FFFh

The method for storing the ADPCM data of 1K bits in the Y direction is identical to that for the record/playback mode

Addressing can be made by 00h-A9h for 3-bit ADPCM and 00h-7Fh for 4-bit ADPCM.

When reading data in the serial voice ROMs by the DTRD command, specify the X address and Y address and then perform the read access operation. The address locations can be specified by 000h-FFFh in the same manner as in the ROM playback. The area of 1K bits in the Y direction is equally divided into 16 of 64K bits each, so that addressing can be performed by 0h-Fh.

Address Space Allocation of Serial Voice ROMs



Command Description

The MSM6688/6688L is controlled by 19 types of commands via D0-D3 pins constituting the data bus and \overline{WR} , \overline{RD} , \overline{CE} , and CE control pins. The state of the MSM6688/6688L can be known by obtaining the contents of the internal status register via the data bus or the output pins.

There are four command modes available: mode 0, mode 1, mode 2, and mode 3. Some commands need to set the command mode before inputting them. The command mode can be selected by setting MOD0 bit and MOD1 bit of the SAMP command.

1. Command list

	Code						
Command	D	D	D	D		Command function	
	3	2	1	0			
NOP	0	0	0	0	(NON OPERATION)	Has no function.	
PAUSE	0	0	0	1	(PAUSE)	Suspends record/playback temporarily.	
PLAY	0	0	1	0	(PLAYBACK)	Sets playback mode.	
REC	0	0	1	1	(RECORD)	Sets recording mode.	
START	0	1	0	0	(START)	Starts record/playback.	
STOP	0	1	0	1	(STOP)	Stops record/playback. Stops execution of CHRW, DTRW, DTRD, and EXT commands.	
SAMP	0	1	1	0	(SAMPLING FREQUENCY)	Specifies the command mode and sampling frequency, in conjunction with 1 nibble following this command.	
CHAN	0	1	1	1	(CHANNEL)	Specifies a phrase, in conjunction with 2 nibbles following this command.	
BLKWR	1	0	0	0	(BLOCK WRITE)	Sets the number of recording blocks (recording time) for the phrase, in conjunction with 2 nibble following this command.	
BLKRD	1	0	0	1	(BLOCK READ)	Reads the number of blocks (recording time) for the phrase stored in the channel index area, in conjunction with 2 nibbles following this command. During execution of this command, the contents of the status register cannot be read.	
ADRWK	1	0	0	0	(ADDRESS WRITE)	Stores the start address and the stop address to the channel index area, in conjunction with 10 nibbles following this command.	
ADRRD	1	0	0	1	(ADDRESS READ)	Reads out the start address and the stop address stored in the channel index area, in conjunction with 10 nibbles following this command. During execution of this command, the contents of the status register cannot be read.	

-	Code					
Command	D	D	D	D		Command function
	3	2	1	0		
CHRW	1	0	1	0	(CHANNEL READ WRITE)	Reads out the user data stored in the channel index area or writes the user data to the channel index area by the read/write access operation following this command.
DTRW	1	0	1	0	(DATA READ WRITE)	Transfers data to or from the external serial registers through the data bus, by the address designation in 5 nibbles following this command and the read/write access operation.
DTRD	1	0	1	0	(DATA READ)	Reads the data in the external serial voice ROMs through the data bus, by the address designation in 5 nibbles following this command and the read/write access operation.
EXT	1	0	1	1	(EXTERNAL)	Performs record/playback by inputting/outputting ADPCM data through the data bus, in conjunction with the read/write access operation. This command will be used when an SRAM or a hard disk is used for storing voice data. Does not control external serial registers and addresses.
VDS	1	1	0	0	(VOICE DETECT SELECT)	Selects the ADPCM bit length and voice triggered starting function, in conjunction with 1 nibble following this command.
DEL	1	1	0	1	(DELETE)	Deletes the phrase specified by the CHAN command. When ch00 is specified by the CHAN command, all phrases are deleted by this command.
LEV	1	1	1	0	(LEVEL)	Specifies the playback output level and the transition of analog output (AOUT pin) to the DC level, in conjunction of 1 nibble following this command. This level is initialized by the RESET input.
NOP	1	1	1	1	(NON OPERATION)	Has no function.

2. Command format

		MC)D1		0	0	1	1
		MC	DD0		0	1	0	1
		Co	ode					
D 3	D 2	D 1	D 0	HEX	Mode 0	Mode 1	Mode 2	Mode 3
0	0	0	0	0h	NOP	NOP	NOP	NOP
0	0	0	1	1h	PAUSE	PAUSE	PAUSE	PAUSE
0	0	1	0	2h	PLAY	PLAY	PLAY	PLAY
0	0	1	1	3h	REC	REC	REC	REC
0	1	0	0	4h	START (Flex record/ playback)	START (ROM playback by input of address code)	START (Direct record/ playback)	START (Direct ROM playback)
0	1	0	1	5h	STOP	STOP	STOP	STOP
0	1	1	0	6h	SAMP	SAMP	SAMP	SAMP
0	1	1	1	7h	CHAN	CHAN	CHAN	CHAN
1	0	0	0	8h	BLKWR	BLKWR	ADRWR	ADRWR
1	0	0	1	9h	BLKRD	BLKRD	ADRRD	ADRRD
1	0	1	0	Ah	CHRW	CHRW	DTRW	DTRD
1	0	1	1	Bh	EXT	EXT	EXT	EXT
1	1	0	0	Ch	VDS	VDS	VDS	VDS
1	1	0	1	Dh	DEL	DEL	DEL	DEL
1	1	1	0	Eh	LEV	LEV	LEV	LEV
1	1	1	1	Fh	NOP	NOP	NOP	NOP

3. Command data format

Command	Code HEX		D3	D2	D1	D	0				Note	
NOP	0h		0	0	0	C)	1-ni	bble	comma	and	
PAUSE	1h		0	0	0	1		1-ni	bble	comma	and	
PLAY	2h		0	0	1	C)	1-ni	bble	comma	and	
REC	3h		0	0	1	1	l	1-ni	bble	comma	and	
START	4h		0	1	0	C)	1-nibble command				
STOP	5h		0	1	0	1	l	1-ni	bble	comma	and	
		1st nibble	0	1	1	C)	2-ni	bble	comma	and	
		2nd nibble	MOD1	MOD0	SA1	SA	۹0	Con	nmar	nd mod	e, samp	ling frequency
				MODO) [nmand node	_ ;	SA1	SA	.0 S	ampling	g frequency
SAMP	6h		0	0	Me	ode 0		0	0	f	osc/102	4 (4.0 kHz)
			0	1	Me	ode 1		0	1	1	osc/768	3 (5.3 kHz)
			1	0	Me	ode 2		1	0	1	osc/640	(6.4 kHz)
			1	1	Me	ode 3		1	1	1	osc/512	! (8.0 kHz)
						Value	es in	pare	nthes	es are	for f _{OSC}	= 4.096 MHz.
		1st nibble	0	1	1	1	1	3-ni	bble	comma	and	
		2nd nibble	CA3	CA2	CA1	CA	40	Dha	١	la.		
		3rd nibble	CA7	CA6	CA5	CA	۹4	Phrase No.				
										ı	1	
			CA7	CA6	CA5	CA4	СА	.3 (CA2	CA1	CA0	Phrase No.
CHAN	7h		0	0	0	0	0		0	0	0	ch00
	7h		0	0	0	0	0		0	0	1	ch01
			0	0	0	0	0		0	1	0	ch02
			0	0	0	0	0		0	1	1	ch03
			:	÷	÷	÷	:		÷	÷	÷	÷
			1	1	1	1	1		1	1	1	chFE
			1	1	1	1	1		1	1	1	chFF
			-									

Command	Code HEX		D3	D2	D1	D0	Note	
		1st nibble	1	0	0	0	3-nibble command	
BLKWR	8h	2nd nibble	BL3	BL2	BL1	BL0	Number of blocks	
		3rd nibble	BL7	BL6	BL5	BL4	Number of blocks	
		1st nibble	1	0	0	1	3-nibble command	
BLKRD	9h	2nd nibble	BL3	BL2	BL1	BL0	Number of blocks	
		3rd nibble	BL7	BL6	BL5	BL4	Number of blocks	
		1st nibble	1	0	0	0	11-nibble command	
		2nd nibble	SPY3	SPY2	SPY1	SPY0	Stop Y address	
		3rd nibble	SPY7	SPY6	SPY5	SPY4	Stop Faddress	
		4th nibble	SPX3	SPX2	SPX1	SPX0		
ADRWR		5th nibble	SPX7	SPX6	SPX5	SPX4	Stop V address	
	8h	6th nibble	SPX11	SPX10	SPX9	SPX8	Stop X address	
		7th nibble	SPX15	SPX14	SPX13	SPX12		
		8th nibble	STX3	STX2	STX1	STX0		
		9th nibble	STX7	STX6	STX5	STX4	Start X address	
		10th nibble	STX11	STX10	STX9	STX8	Start A address	
		11th nibble	STX15	STX14	STX13	STX12		
		1st nibble	1	0	0	1	11-nibble command	
		2nd nibble	SPY3	SPY2	SPY1	SPY0	Stop V addross	
		3rd nibble	SPY7	SPY6	SPY5	SPY4	Stop Y address	
		4th nibble	SPX3	SPX2	SPX1	SPX0		
ADRRD		5th nibble	SPX7	SPX6	SPX5	SPX4	Ctor V address	
	9h	6th nibble	SPX11	SPX10	SPX9	SPX8	Stop X address	
		7th nibble	SPX15	SPX14	SPX13	SPX12		
		8th nibble	STX3	STX2	STX1	STX0		
		9th nibble	STX7	STX6	STX5	STX4	Start V addraga	
		10th nibble	STX11	STX10	STX9	STX8	Start X address	
		11th nibble	STX15	STX14	STX13	STX12		

Command	Code HEX		D3	D2	D1	D0		Note			
CHRW	Ah		1	0	1	0		1-nibble command + read/write access + STOP command			
		1st nibble	1	0	1	0		6-nibble command + read/write access + STOP command			
		2nd nibble	0	0	0	0	Dum	my nibble			
DTRW	Ah	3rd nibble	Х3	X2	X1	X0					
		4th nibble	X7	X6	X5	X4	T., .	1			
		5th nibble	X11	X10	X9	X8	X address				
		6th nibble	X15	X14	X13	X12					
		1st nibble	1	0	1	0		6-nibble command + read access + STOP command			
		2nd nibble	Y3	Y2	Y1	Y0	Y ad	dress			
DTRD	Ah	3rd nibble	Х3	X2	X1	X0					
		4th nibble	X7	X6	X5	X4	X ad	dress			
		5th nibble	X11	X10	X9	X8					
		6th nibble	0	0	0	0	Dum	my nibble			
EXT	Bh		1	0	1	1		1-nibble command + read/write access + STOP command			
		1st nibble	1	1	0	0	2-nib	2-nibble command			
		2nd nibble	0	BIT	VD1	VD0		ADPCM bit length, voice triggered starting condition			
			BIT		CM bit	VD1	VD0	Voice detecti	MSM6688L		
			0	3	bits	-		(5 V version) Voice triggered	(3 V version) Voice triggered		
VDS	Ch		1	4	bits	0	0	starting disabled	starting disabled		
VDO	On					0	1	±V _{DD} /64 (±80 mV)*	±V _{DD} /128 (±24 mV)**		
						1	0	±V _{DD} /32 (±160 mV)*	±V _{DD} /64 (±48 mV)**		
						1	1	±V _{DD} /16 (±320 mV)*	±V _{DD} /32 (±96 mV)**		
							•	entheses are for rentheses are for			

Command	Code HEX			D3	D2	D1	I	D0			Note		
				1	1	0		1	1-ni	ibble com	mand		
DEL	Dh		ch00:			00: Deletion of all phrases							
			ch	101-ch	FF:	Dele	etior	n of a	spec	specified phrase			
		1st nibble		1	1	1		0	2-ni	ibble com	mand		
		2nd nibble	L	_V1	LV0	PN1	Р	NO	Pla	yback lev	el, transition to DC level		
					LV0	Playbad level		P	N1	PN0	Transition to DC level		
				0	0	0 dB			0	0	Disabled		
LEV	Eh			0	1	0 dB			0	1	Disabled		
				1	0	–6 dB	<u> </u>		1	0	Transition from GND to 1/2 V _{DD}		
				1	1	–12 dE	3		1	1	Transition from 1/2 V _{DD} to GND		
NOP	Fh			1	1	1		1	1-ni	ibble com	mand		

4. Relationship between record/playback control modes and commands

Record/ playback mode Command	Flex record/ playback	ROM playback by input of address code	Direct record/ playback	Direct ROM playback	EXT command record/ playback
NOP	_	_	_	_	_
PAUSE	Δ	Δ	Δ	Δ	_
PLAY	8	_	8	_	8
REC	8	_	8	_	8
START	8	8	8	8	_
STOP	Δ	Δ	Δ	Δ	8
SAMP	8	8	8	8	8
Command mode	⊗	8	8	8	8
Sampling frequency	8	_	\otimes	\otimes	8
CHAN	8	8	8	8	_
BLKWR	8	_	_	_	_
BLKRD	Δ	_	_	_	_
ADRWR	Δ	_	8	8	_
ADRRD	Δ	_	Δ	_	_
CHRW		Da	ta transfer comma	ind	
DTRW		Da	ta transfer comma	and	
DTRD		Da	ta transfer comma	and	_
EXT		_	_		8
VDS	8		\otimes	8	8
ADPCM bit length	8	_	8	8	8
Voice triggered starting condition	8	_	8	_	_
DEL	8	_	Δ	_	_
Deletion of all phrases	⊗	<u> </u>	Δ	<u> </u>	_
Deletion of a specified phrase	Δ	_	Δ	_	_
LEV	Δ	Δ	Δ	Δ	Δ

Note: \otimes : Required command Δ : Effective command —: Unnecessary command

Status Register

The status register used in the MSM6688/6688L is a 4-bit status register. When a low level is applied to the \overline{RD} pin, the contents of the status register are output to D0-D3 pins to indicate the internal state of the MSM6688/6688L. The contents of the status register are also output to the BUSY, RPM, VPM, and NAR pins.

D3	D2	D1	D0
NAR	VPM	RPM	BUSY

(1) BUSY bit

The BUSY bit set to a high level indicates that the MSM6688/6688L is executing RESET operation or command processing operation. When BUSY bit is high, do not input any command from the microcontroller. While any of data read commands is being executed, the state of the BUSY bit cannot be verified by inputting the $\overline{\text{RD}}$ pulse. In this case, input a read command either after waiting a time longer than the duration of BUSY state or after verifying the end of the busy state by the BUSY pin.

While the RESET operation is being executed, the BUSY bit is set to a high level, and it returns to a low level after the end of the RESET operation. After a high level pulse is applied to the RESET pin to perform the RESET operation, the BUSY bit is set to a high level during execution of the RESET operation. It goes to a low level after the end of the RESET operation.

(2) RPM bit

The RPM bit goes to a high level during record/playback operation. While the RPM bit is high, do not input any command except those indicated below. Otherwise, the state of the MSM6688/6688L becomes undefined.

NOP, PAUSE, STOP commands, START command for release of temporary stop and playback of next phrase, CHAN command for specifying the next phrase during playback and LEV command for designation of playback output level.

After a high level pulses is applied to the RESET pin to perform the RESET operation, the RPM bit goes to a low level that is the initial state.

(3) VPM bit

The VPM bit goes to a high level during standby for voice after start of the voice triggered recording and during the time that record/playback is temporarily stopped by the PAUSE command.

When the VPM bit is high, do not apply any command except the STOP command and the START command for release of temporary stop. Otherwise, the state of the MSM6688/6688L becomes undefined.

After a high level pulse is applied to the RESET pin to perform the reset operation, the VPM bit goes to a low level that is the initial state.

(4) NAR bit

The NAR bit indicate the enabled or disabled state for phrase designation. When this bit is high, the phrase designation by the CHAN command is enabled.

If it is desired to play back different phrases continuously during ROM playback, specify the next phrase and input the START command after verifying that the NAR bit becomes high.

After a high level pulse is applied to the RESET pin to perform the reset operation, the NAR bit goes to a high level that is the initial state.

BUSY causing conditions	Symbol	BUSY state duration	BUSY bit verification	Note
Release of reset operation	t _{REX}	(Note 2) 1 ms	Possible	Input of RESET pulse
Input of 1-nibble command	t _{B1}	16 μs	Possible	NOP, PAUSE, PLAY, REC, START, STOP
Input of 2-nibble command	t _{B2}	16 μs	Possible	SAMP, VDS, LEV
Input of 3-nibble command	t _{B3}	16 μs	Possible	CHAN, BLKWR
Input of 2-nibble or 3-nibble command data	t _{BD}	16 μs	Possible	SAMP, VDS, LEV, CHAN, BLDWR
BLKRD command				
Input of command	t_{WBR}	270 μs	Impossible	
Output of block data	t_{WDR}	50 μs	Impossible	
ADRWR command				
Input of command	t _{BAW}	270 μs	Possible	
Input of address data	t _{BAD}	50 μs	Possible	
ADRRD command				
Input of command	t _{WAR}	270 μs	Impossible	
Output of address data	t _{WDR}	50 μs	Impossible	
CHRW command				
Input of command	t _{WCRW}	770 μs	Possible	
Input of REC command	t _{WRC}	16 μs	Possible (Note 1)	
Input of write data	t _{WWD}	50 μs	Possible (Note 1)	
Input of PLAY command	t _{WPL}	50 μs	Impossible	
Input of STOP command	t _{WSP}	50 μs	Possible (Note 1)	
DTRW and DTRD commands				
Input of command	t _{WRW}	16 μs	Possible	
Input of address (2nd to 5th nibbles)	t _{WA1}	16 μs	Possible	
Input of address (6th nibble)	t _{WA2}	270 μs	Possible	
Input of REC command	t _{WRC}	16 μs	Possible (Note 1)	
Input of write data	t _{WWD}	50 μs	Possible (Note 1)	
Input of PLAY command	t _{WPL}	50 μs	Impossible	
Input of STOP command	twsp	50 μs	Possible (Note 1)	
Input of DEL command (all phrases)	t _{WBLA}	550 ms	Possible	
Input of DEL command (a specified phrase)	t _{WBL1}	70 ms	Possible	

Notes: 1. The BUSY state can be verified by the BUSY bit when only the data write access operation is executed after the CHRW or DTRW command is input.

2. The BUSY state duration after release of RESET operation includes the oscillation startup stabilization time. This oscillation startup stabilization time is several tens of milliseconds for crystal oscillators and is several hundreds of microseconds for ceramic oscillators.

Inputting the Commands


To input a command or data, apply the command or data to D0-D3 pins and then apply a low level pulse (\overline{WR} pulse) to the \overline{WR} pin.

By inputting a low level pulse (\overline{RD} pulse) to the \overline{RD} pin, the contents of the status register or data will be output via D0-D3 pins.

The $\overline{\text{CE}}$ pin is used to enable or disable the $\overline{\text{WR}}$ pulse and $\overline{\text{RD}}$ pulse. When a low-level is applied to this $\overline{\text{CE}}$ pin, the enable state is present, so that $\overline{\text{WR}}$ and $\overline{\text{RD}}$ pulses can be accepted. When a high level is applied to this $\overline{\text{CE}}$ pin, the disable state is present, so that $\overline{\text{WR}}$ and RD pulses cannot be accepted and, at the same time, D0-D3 pins are placed in the high-impedance state.


The CE pin also has the same function as the $\overline{\text{CE}}$ pin. However, when high, this CE pin gives the enable state for the $\overline{\text{WR}}$ and $\overline{\text{RD}}$ pulses, and when low, it gives the disable state. When D0-D3 pins are used exclusively for the MSM6688/6688L, $\overline{\text{CE}}$ and CE pins can be fixed to a low level and a high level, respectively.

An equivalent circuit of the microcontroller interface section of the MSM6688/6688L is shown below.




The steps for inputting the commands are described below.

- (1) Output the contents of the status register by applying the \overline{RD} pulse (namely, by applying a low level pulse to the \overline{RD} pin). Verify that the BUSY bit is 0. If the BUSY bit is 1, input the \overline{RD} pulse repeatedly until the BUSY bit goes to 0. The BUSY state can also be verified through the BUSY pin.
- (2) Set a command to D0-D3 pin and input the \overline{WR} pulse.
- (3) In case of a 2-nibble or 3-nibble command, verify that the BUSY bit of the status register is 0 in the same way as in (1). Then, set the command data to D0-D3 pins and input the \overline{WR} pulse. In this case, the \overline{WR} pulse can also be input after the waiting time that is longer than the BUSY state duration, instead of verifying the BUSY bit of the status register.



1. Inputting a 2-nibble command



Changes of Record/Playback Conditions

Record/playback condition	POWER ON	RESET input	PDWN input	Command input
Record/playback mode	Undefined	Unchanged (Note 1)	Unchanged	REC command →Record mode PLAY command →Playback mode
Command mode	Undefined	Unchanged (Note 1)	Unchanged	Set by SAMP command
Sampling frequency	Undefined	Unchanged (Note 1)	Unchanged	Set by SAMP command
Phrase No.	Undefined	Unchanged (Note 1)	Unchanged	Set by CHAN command
Number of phrase recording blocks	Undefined	Unchanged (Note 1)	Unchanged	Set by BLKWR command
ADPCM bit length	Undefined	Unchanged (Note 1)	Unchanged	Set by VDS command
Voice triggered level	Undefined	Unchanged (Note 1)	Unchanged	Set by VDS command
Playback level	Undefined	0 dB	Unchanged	Set by LEV command
Data in serial registers	Undefined	Unchanged (Note 1)	Unchanged	_

Note: 1. RESET is performed without synchronization with the clock.

When the RESET pulse is input during standby for commands, record/playback condition will not be changed. When the RESET pulse is input during execution of a command, all record/playback conditions may be changed and the data may become undefined.

Setting and Confirming the Record/Playback Conditions

1. Specifying the control mode for record/playback (by the SAMP command)

Specify the control mode for record/playback by setting the command mode (using MOD1 and MOD0 bits) as shown in the following table.

MOD1	MOD0	Command mode	Control mode for record/playback
0	0	Mode 0	Flex record/playback
0	1	Mode 1	ROM playback by input of address code
1	0	Mode 2	Direct record/playback
1	1	Mode 3	Direct ROM playback

2. Specifying the sampling frequency (by the SAMP command)

Specify the sampling frequency by setting SA0 and SA1 bit data of the SAMP command. The relationship between the master oscillator frequency (f_{OSC}), and sampling frequency (f_{SAMP}) depends on the SA0 and SA1 bit data of the SAMP command as shown in the following table.

SA1	SA0	Sampling frequency f _{SAMP}
0	0	f _{OSC} /1024 (4.0 kHz)
0	1	f _{OSC} /768 (5.3 kHz)
1	0	f _{OSC} /640 (6.4 kHz)
1	1	f _{OSC} /512 (8.0 kHz)

() Values in parentheses are for f_{OSC} = 4.096 MHz.

3. Specifying the ADPCM bit length (by the VDS command)


Specify the ADPCM bit length by setting the BIT bit data of the VDS command as shown in the following table.

BIT	ADPCM bit length
0	3 bits
1	4 bits

4. Specifying the voice triggered starting (by the VDS command)

This MSM6688/6688L has the voice triggered starting function that starts recording when the level of voice input exceeds a preset amplitude. Using the voice activated function, the unvoiced part prior to voice detection will not be recorded, so that the memory capacity can be utilized efficiently.

The unvoiced parts in the middle of recording are not eliminated. In the voice triggered starting mode, recording is started when a voice input exceeds the preset thresholds. Therefore, a consonant part with a low level may not be recorded.




Specify the enable/disable of the voice triggered starting function and the voice detection level by VD0 and VD1 bit data of the VDS command as shown in the following table.


VD1	VD0	Voice detection level, V _{vds}					
VD1	VDO	MSM6688 (5 V version)	MSM6688L (3 V version)				
0	0	Voice triggered starting disabled	Voice triggered starting disabled				
0	1	±V _{DD} /64 (±80 mV) *	±V _{DD} /128 (±24 mV) **				
1	0	±V _{DD} /32 (±160 mV) *	±V _{DD} /64 (±48 mV) **				
1	1	±V _{DD} /16 (±320 mV) *	±V _{DD} /32 (±96 mV) **				

^{*} Values in parentheses are for V_{DD} = 5.12 V.

During standby for voice, the VPM bit of the status register is 1. This bit returns to 0 at the start of recording after detection of voiced signal. The RPM bit is 1 during standby for voice and during recording.



When the STOP command is input during standby for voice, standby for voice will be finished and changed to standby for recording. <u>If in the flex record/playback mode</u>, the STOP command is input during standby for voice, the contents of the specified phrase will be deleted.



^{**} Values in parentheses are for V_{DD} = 3.072 V.

5. Specifying a phrase (by the CHAN command)

Specify a phrase by CA0-CA7 bit data of the CHAN command as shown in the following table.

CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0	Phrase No.	Flex record/ playback	ROM playback by input of address code	Direct record/ playback	Direct ROM playback
0	0	0	0	0	0	0	0	ch00	(Note 1)	Disabled		
0	0	0	0	0	0	0	1	ch01				
0	0	0	0	0	0	1	0	ch02	Enable (63 phrases) Enable	Enable (64 phrases)	Enable (Note 2)	
:	:	:	:	:		:	:	:				
0	0	1	1	1	1	1	0	ch3E				
0	0	1	1	1	1	1	1	ch3F		Enable		
0	1	0	0	0	0	0	0	ch40		(255 phrases)		
0	1	0	0	0	0	0	1	ch41				
:	:	:	:	:		:	:	:	Inhibit		Inhibit	Inhibit
1	1	1	1	1	1	1	0	chFE				
1	1	1	1	1	1	1	1	chFF				

Notes: 1. In the flex record/playback mode, ch00 cannot be used for recording/playback. This is a special phrase only used for deletion of all phrases and control of unused blocks.

2. In the direct ROM playback mode, playback will be started after transferring the address data to the channel index area of the serial registers. Therefore, it is required for direct ROM playback to use a phrase unused for record/playback operation. Normally, phrase ch3FH is used as the phrase dedicated for direct ROM playback.

6. Specifying the number of phrase recording blocks (by the BLKWR command)

In the flex record/playback mode, set the number of blocks before starting the recording to specify the recording time for a phrase. In this mode, the total memory capacity of serial registers connected externally is divided equally into 256 blocks. Therefore, the memory capacity of one block varies depending on the number of serial registers connected externally.

For example, when one 8M bit serial register is connected and recording is performed by 4-bit ADPCM and 8-kHz sampling, the memory capacity of one block and the recording time of one block are obtained as follows.

Memory capacity of one block =
$$\frac{8M \text{ bits}}{256}$$
 = 32K bits

Recording time/block =
$$\frac{\text{Memory capacity of one block}}{\text{sampling frequency} \times \text{ADPMC bit length}}$$
$$= \frac{32 \times 1024 \text{ bits}}{8000 \text{ Hz} \times 4 \text{ bits}} = \text{Approximately 1 second}$$

If it is desired to make recording for 10 seconds on a phrase in this example, 10 (0Ah) phrase recording blocks are required.

The number of phrase recording blocks can be specified by the BLKWR command and is stored in the (corresponding) register in the MSM6688/6688L. The BLKWR command is enabled for command mode 0 or 1. Therefore, before inputting this BLKWR command, it is required to set the corresponding command mode using the SAMP command.

BL7	BL6	BL5	BL4	BL3	BL2	BL1	BL0	Number of phrase recording blocks (HEX)
0	0	0	0	0	0	0	0	Input inhibit
0	0	0	0	0	0	0	1	1 (01h)
0	0	0	0	0	0	1	0	2 (02h)
0	0	0	0	0	0	1	1	3 (03h)
:	:	:	:	:	÷	÷	:	:
1	1	1	1	1	1	1	0	254 (FEh)
1	1	1	1	1	1	1	1	255 (FFh)


7. Reading the number of phrase recording blocks (by the BLKRD command)

The number of blocks for each phrase stored in the channel index area can be read by the read access operation using the BLKRD command and two nibbles following this BLKRD command. In the flex record/playback mode, the number of blocks (namely, the recording time) of the specified phrase can be obtained. In the BLKRD command, the number of blocks is specified by a binary number consisting of BL0-BL7 in the same way as in the BLKWR command.

Before inputting the BLKRD command, the command mode must be set to either mode 0 or mode 1 by using the SAMP command.

- (1) When ch00 phrase is specified: The number of unused blocks (or available blocks) is stored in address ch00 of the channel index area. Therefore, the unused and available memory capacity (or available recording time) can be obtained.
- (2) When one of ch01-ch3F is specified as a phrase: The number of blocks (or recording time) used by the specified phrase can be obtained.

BLKRD Command Flow Chart



During execution of the BLKRD command, verification of the status register cannot be performed by input of the \overline{RD} pulse. When inputting the \overline{RD} pulse for the 2nd nibble or 3rd nibble or inputting the next command after the BLKRD command, input the \overline{RD} pulse either after the waiting time longer than the BUSY state duration or after verifying that the BUSY status is not present via the BUSY pin.

8. Inputting/outputting the address data (by the ADRWR/ADRRD command)

In the direct record/playback mode or direct ROM playback, input the start address and stop address of a phrase directly into the channel index area in the RAM by the ADRWR command.

The ADRRD command is used to read the address data stored in the channel index area.


The header 40 bits of each phrase of the channel index area can be accessed by the ADRWR or ADRRD command. In the flex record/playback mode, these commands can be used to change the address data for deleting the tail part of a recorded phrase.

			•	layback a playback		Flex record/playback				
	D3	D2	D1	1 D0 Contents			D2	D1	D0	Contents
1st nibble	1	0	0	*	Command	1	0	0	*	Command
2ndnibble	SPY3	SPY2	SPY1	SPY0	Stop Y	BL3	BL2	BL1	BL0	Number of blocks
3rd nibble	SPY7	SPY6	SPY5	SPY4	address	BL7	BL6	BL5	BL4	
4th nibble	SPX3	SPX2	SPX1	SPX0		SPY3	SPY2	SPY1	SPY0	Stop Y address
5th nibble	SPX7	SPX6	SPX5	SPX4	Stop X	SPY7	SPY6	SPY5	SPY4	
6th nibble	SPX11	SPX10	SPX9	SPX8	address	SPX3	SPX2	SPX1	SPX0	Stop X
7th nibble	SPX15	SPX14	SPX13	SPX12		SPX7	SPX6	SPX5	SPX4	address
8th nibble	STX3	STX2	STX1	STX0		SP3	SP2	SP1	SP0	Cton blook
9th nibble	STX7	STX6	STX5	STX4	Start X	SP7	SP6	SP5	SP4	Stop block
10th nibble	STX11	STX10	STX9	STX8	address	PR3	PR2	PR1	PR0	PRED
11th nibble	STX15	STX14	STX13	STX12		PR7	PR6	PR5	PR4	block


Note: When the address data is input by the ADRWR command in the direct ROM playback mode, the 7th nibble and the 11th nibble are dummy nibbles.

Therefore, input 0h data into SPX12-SPX15 (7th nibble) and STX12-STX15 (11th nibble).

ADRWR Command Flow Chart



ADDRD Command Flow Chart



During execution of the ADRRD command, verification of the status register cannot be performed by input of the \overline{RD} pulse. When inputting the \overline{RD} pulse for the 2nd nibble to 11th nibble or inputting the next command after the ADRRD command, input the \overline{RD} pulse either after the waiting time longer than the BUSY state duration or after verifying that the BUSY status is not present via the BUSY pin.

9. Specifying the playback level (by the LEV command)

For playback, one of three output levels $0 \, dB$, $-6 \, dB$ and $-12 \, dB$ can be selected. The playback level can be specified by LV0 and LV1 bit data of the LEV command. If the LEV command is input during playback operation, the playback level will be changed at the moment when the command is input. When the RESET pulse is input, the playback output level is set $0 \, dB$ that is the initial state.

LV1	LV0	Playback level
0	0	0 dB (equal to the voice data amplitude)
0	1	0 dB (equal to the voice data amplitude)
1	0	-6 dB (one-half to the voice data amplitude)
1	1	-12 dB (one-fourth to the voice data amplitude)

Flex Record/Playback Method

1. Deleting phrases

1.1 Deleting all phrases

To delete all phrases, specify ch00 by the CHAN command and input the DEL command. When all phrases are deleted in this manner, "0" data is written into ch01-ch3F addresses of the channel index area of the serial registers to place these addresses in the unrecorded state. The initial data for address control is written in ch00 address. Therefore, whenever the power is turned on, always perform the deletion of all phrases after inputting the RESET pulse.


The deletion of all phrases causes the user data area ch00-ch3F to be cleared to all 0s. Note that when the data was transferred to the channel index area by the CHRW command, this data is deleted by the deletion of all phrases.

Phrases No.	State of the channel index area					
Filiases No.	Address data	User data	Block table			
ch00:	Initial data	Cleared to all 0s	Initial data			
ch01-ch3F		Cleared to all 0s				

1.2 Deleting a specified phrase

To delete a specified phrase, specify one of ch0-ch3F by the CHAN command and input the DEL command. The deleted phrase is placed in the unrecorded state. The channel index area for the specified phrase, including the user data, is cleared to all 0s. The data stored in ch00 address for control of unused blocks is updated.

Phrase deletion flow chart



- 2. Method of recording in the flex record/playback mode
- 2.1 When only an 8M-bit serial register is used
- (1) <u>Before starting the recording operation in the flex record/playback mode, always perform the deletion of all phrases after turning power on and resetting the MSM6688 by input of the RESET pulse. Otherwise, the address control cannot be performed correctly.</u>
- (2) Input the record/playback conditions by the corresponding commands as follows.

VDS command: Specify the ADPCM bit length (BIT) and voice triggered starting (VD0, VD1). SAMP command: Set the command mode to mode 0 (MOD0 = 0, MOD1 = 0) and specify the


sampling frequency (SA0, SA1).

CHAN command: Select phrases (CA0-CA5) from one of 63 phrases ch01-ch3F. BLKWR command: Specify the number of phrase recording blocks (BL0-BL7).

REC command: Set to the recording mode

- (3) Input the START command to start recording
- (4) When the number of blocks specified by the BLKWR command is reached or when all available blocks are used for recording, recording is finished. The end of recording can be verified by the RPM bit of the status register.
- (5) To stop recording in the middle, input the STOP command. The contents of the block counter and the contents of the address counter at this moment are automatically stored in the channel index area as the stop block and the stop address, respectively.
 - In this case, make sure that recording is finished by examining the RPM bit before inputting the next command.
- (6) To continue recording, specify the record/playback conditions to be modified by the corresponding commands and perform the steps (3)-(5).


Flow Chart of Flex Recording in the Record/Playback Mode



2.2 When 4M bit serial register is used

This IC's memory capacity is divided into 256 blocks for address management. This allows the connection of an 8M-bit serial register only. When connecting a 4M-bit serial register, set pins RSEL1 and RSEL2 as if only an 8M-bit serial register were connected. Then, for actual usage, the 8M-bit serial register is replaced by a 4M-bit serial register. Replacement by the 4M-bit serial register results in the occurrence of an address area prohibited from being used. Thus, the CPU must control the address area so that it is not accessed.

The recording procedure is almost the same as for using only an 8M-bit serial register. Before recording, however, the number of available blocks must be determined, and a number of blocks that does not exceed that value must be set each time by the BLKWR command. The following gives the procedure for this setting.



The following example provides the number of blocks available when one 4M-bit serial register is connected and the erasure of all phrases is followed by the first recording.

(Number of available blocks) = (number of remaining blocks) – (number of blocks for 4M bits) = (number of remaining blocks) –
$$\frac{4M \text{ bits}}{\text{memory capacity for one block}}$$
) = $254 - \frac{4M \text{ bits}}{32 \text{K bits}}$ = $254 - 128$ = 126 (7Eh)

The following table provides the memory configurations available when a 4M-bit serial register is used for flex record/playback.

RSEL2		L	L	Н	Н
RSEL1		L	Н	L	Н
	CS1	4 Mbit	8 Mbit	8 Mbit	8 Mbit
Serial register and corresponding CS	CS2	_	4 Mbit	8 Mbit	8 Mbit
signal	CS3	_	_	4 Mbit	8 Mbit
olgilai	CS4	_	_	_	4 Mbit
Total memory capacity		4 Mbit × 1	12 Mbit × 2	20 Mbit × 3	28 Mbit × 4
Memory capacity per bloc	ory capacity per block		64 Kbit	128 Kbit	128 Kbit
Number of blocks for 4M	mber of blocks for 4M bits		64 (40h)	32 (20h)	32 (20h)
Initially available block (w	tially available block (when only 126 (7Fh)		191 (BFh)	159 (9Fh)	223 (DFh)
an 8M-bit serial register is	an 8M-bit serial register is used)		[255 (FFh)]	[191 (BFh)]	[255 (FFh)]

3. Playback method in the flex record/playback mode

(1) Input the record/playback conditions by the corresponding commands as follows.

VDS command: Specify the ADPCM bit length (BIT).

The voice triggered starting (VD0, VD1) is invalid for the playback operation.

SAMP command: Set the command mode to mode 0 (MOD0 = 0, MOD1= 0) and specify the

sampling frequency (SA0, SA1).


CHAN command: Select one of 63 phrases ch01-ch3F (CA0-CA5). LEV command: Specify the playback output level (LV0, LV1).

PLAY command: Set to the playback mode

(2) Input the START command to start the playback. The MSM6688/6688L fetches the contents of the block table and the stop address of the specified phrase from the channel index area and starts the playback operation.

- (3) When the contents of the address counter coincide with the contents of the stop address register, playback is finished. The end of playback is verified by the RPM bit of the status register.
- (4) To stop playback in the middle, input the STOP command. In this case, make sure that playback is finished by examining the RPM bit before inputting the next command.
- (5) To continue playback, specify the record/playback conditions to be modified by the corresponding commands and perform steps (2)-(4).

Flow Chart of Playback in the Flex Record/Playback Mode



This flow chart can apply to the playback operation in the direct record/playback mode, excluding that the command mode is set to mode 2 by the SAMP command and one of 64 phrases (ch00-ch3F) can be selected by the CHAN command in the direct record/playback mode.

Direct Record/Playback Method

1. Recording method in the direct record/playback mode

(1) Input the record/playback conditions by the corresponding commands as follows.

VDS command: Specify the ADPCM bit length (BIT) and voice triggered starting (VD0, VD1). SAMP command: Set the command mode to mode 2 (MOD = 0, MOD = 1) and specify the sampling

frequency (SA0, SA1).


CHAN command: Select one of 64 phases ch00-ch3F (CA0-CA5). ADRWR command: Input the start address and the stop address.

REC command: Set to the recording mode

(2) Input the START command to start the recording. The MSM6688/6688L fetches the start address and the stop address of the specified phrase input by the ADRWR from the channel index area and stores them in the address counter and the stop address register, respectively. Then it starts recording.

- (3) When the contents of the address counter coincide with the contents of the stop address register, recording is finished. Verity the end of recording by the RPM bit of the status register.
- (4) To stop recording in the middle, input the STOP command. In this case, the contents of the address counter is automatically stored in the channel index area as a new stop address. Make sure that recording is finished by examining the RPM bit before inputting the next command.
- (5) To continue recording, specify the record/playback conditions to be modified by the corresponding commands and perform steps (2)-(4).

Flow Chart of Recording in the Direct Record/Playback Mode



2. Playback method in the direct record/playback mode

The playback method in the direct record/playback mode is similar to that in the flex record/playback mode, excepting that in the direct playback mode, the command mode is specified to mode 2 by the SAMP command and a phrase can be selected from a total of 64 phrases (ch00-ch3F) by the CHAN command.

(1) Input the record/playback conditions by the corresponding commands as follows.

VDS command: Specify the ADPCM bit length (BIT).

The voice triggered starting (VD0, VD1) is invalid for the playback operation.

SAMP command: Set the command mode to mode 2 (MOD = 0, MOD = 1) and specify the sampling

frequency (SA0, SA1).

CHAN command: Select one of 64 phrases ch00-ch3F (CA0-CA5). LEV command: Specify the playback output level (LV0, LV1).

PLAY command: Set the playback mode

- (2) Input the START command to start the playback. The MSM6688/6688L fetches the start address and the stop address of the specified phrase from the channel index area and stores them in the address counter and the stop address register, respectively. Then it starts the playback operation.
- (3) When the contents of the address counter coincide with the contents of the stop address register, playback is finished. The end of playback is verified by the RPM bit of the status register.
- (4) To stop playback in the middle, input the STOP command. In this case, make sure that playback is finished by examining the RPM bit before inputting the next command.
- (5) To continue playback, specify the record/playback conditions to be modified by the corresponding commands and perform steps (2)-(4).

For the flow chart, refer to the flow chart of record/playback in the flex record/playback mode.

ROM Playback by Inputting Address Code

1. Method of inputting commands

(1) Input the record/playback conditions by the corresponding commands as follows.

SAMP command: Set the command mode to mode 1 (MOD0 = 1, MOD1= 0).


The sampling frequency (SA0, SA1) is invalid.

CHAN command: Select one of 255 phrases ch01-chFF (CA0-CA7). LEV command: Specify the playback output level (LV0, LV1).

(2) Input the START command to start the playback. The MSM6688/6688L fetches the data of the start address, stop address, sampling frequency, and ADPCM bit length of the specified phrase from the channel index area of the serial voice ROMs and starts the playback operation.

- (3) When the contents of the address counter coincide with the contents of the stop address register, playback is finished. The end of playback is verified by the RPM bit of the status register.
- (4) To stop playback in the middle, input the STOP command. In this case, make sure that playback is finished by examining the RPM bit before inputting the next command.
- (5) To continue playback, specify the record/playback conditions to be modified by the corresponding commands and perform steps (2)-(4).

Flow Chart of ROM Playback by Input of Address Code




2. Continuous ROM playback

The procedure for playback of different phrases such as the time signal continuously is described below. The command inputting procedure for continuous ROM playback is basically equal to that for a single phrase. In this case, during playback of a phrase, the next phrase to be played back can be specified by the NAR bit of the status register. Continuous playback can also be performed by verifying the end of playback of each phrase using the RPM, instead of use of the NAR bit. To make continuous playback using NAR bit perform the following procedure.

- (1) Specify a phrase by the CHAN command and input the START command to start playback. When the START command is accepted, the NAR bit of the status register goes to 0.
- (2) When the NAR bit is changed from 0 to 1 to indicate that the next phrase can be specified and inputted, specify the next phrase to be played back by the CHAN command and input the START command. After the START command is accepted, the NAR bit goes to 0 again.
- (3) In the same way as mentioned above, repeat the designation of a phrase and input of the START command verifying the state of the NAR bit.

Flow Chart of Continuous ROM Playback



Direct ROM Playback Method

A technique for ROM to be accessed directly is used when the contents of a serial voice ROM prepared for the MSM6388/6588L are played back.

The channel index area is not provided at the header area of serial voice ROMs. Therefore, it is required to prepare a ROM in the microcontroller or an external ROM to store the start and stop addresses, sampling frequency, and ADPCM bit length of each phrase.

The start address and stop address of each phrase consists of 32 bits. These addresses are indicated in the voice address corresponding list of the serial voice ROM.

For example, the addresses to provide the "Message + Cattle Voice (English)" are as shown in the following table.

	Voice words	Start X address STX11-STX0	Stop X address SPX11-SPX0	Stop Y address SPY7-SPY0	Sampling frequency fs	ADPCM bit length
No.1	Message + Cattle Voice (English)	000h	010h	5Dh	6.4 kHz	4 bits

Before starting playback, the address data must be transferred to the channel index area of the status register using the ADRWR command. In this case, a phrase that is not used for record/playback must be specified for this direct ROM playback using the CHAN command. When recording a phrase in the flex record/playback mode, ch00 is inhibited to specify. Normally, ch3F address is used as the phrase dedicated for direct ROM playback.

(1) Input the record/playback conditions by the corresponding commands as follows.

VDS command: Specify the ADPCM bit length (BIT).

The voice triggered starting (VD0, VD1) is invalid for the playback operation.

SAMP command: Set the command mode to mode 3 (MOD1 = 1, MOD0 = 1) and specify the

sampling frequency (SA0, SA1).


CHAN command: Select one of 64 phrases ch00-ch3F (CA0-CA5). Normally ch3F is used for

direct ROM playback.

ADRWR command: Specify the start and stop addresses.

- (2) Input the START command to start the ROM playback. The MSM6688/6688L fetches the start address and the stop address of the specified phrase from the channel index area of the serial registers. Then it starts the playback operation.
- (3) To stop playback in the middle, input the STOP command. In this case, make sure that playback is finished by examining the RPM bit.


Flow Chart of Direct ROM Playback




Stopping Record/Playback Temporarily (by the PAUSE Command)

The record/playback operation in progress can be stopped temporarily by inputting the PAUSE command. The record/playback operation stopped using the PAUSE command can be restarted by inputting the START command. During temporary stop state, the VPM bit of the status register is 1 and the RPM bit keeps 1.

If the START command is input to restart the recording operation that is temporarily suspended by the PAUSE command in the voice reiggered starting mode, the recording will be started immediately even in the state of silence. The PAUSE command is invalid during record/playback standby state, temporarily stopped state, and standby state for voice.



When the STOP command is input during temporarily stopped state, the record/playback operation is finished and the MSM6688/6688L is placed in the standby state.



Transferring Data to/from External Memories

1. Method of transferring data to/from external serial registers (by the CHRW command)


The MSM6688/6688L can transfer data to/from the user area in the channel index area of external RAM using the CHRW command. Before starting this data transfer operation, a desired phrase must be specified using the CHAN command. The memory capacity for each phrase is 704 bits (176 nibbles) in the flex record/playback mode and 960 bits (240 nibbles) in the direct record/playback mode. The read/write operation must be performed for the data that does not exceed this memory capacity per phrase.

The contents of the user area for a specified phrase or for all phrases will be cleared to all 0s (0h data) using the CHAN and DEL commands.

The following shows the procedure for inputting the CHRW command.

- (1) Set the command mode to mode 0 or mode 1 (MOD1 = 0) using the SAMP command.
- (2) Specify a phrase using the CHAN command.
- (3) After inputting the CHAN command, wait for BUSY state duration. The end of the BUSY state duration can also be verified by the BUSY bit of the status register.
- (4) To write data, input the REC command and then input the data to be written by applying the \overline{WR} pulse. It is required to wait for the busy state duration between the contiguous \overline{WR} pulses.
 - When the data writing operation is performed by inputting a single input of the CHRW command, the state of the BUSY bit of the status register can be verified by inputting the \overline{RD} pulse. When the data read operation is performed with the data write operation, the state of the BUSY bit cannot be verified by inputting the \overline{RD} pulse.
- (5) When reading data, wait for the BUSY state duration after inputting the PLAY command and then input the $\overline{\text{RD}}$ pulse. With this operation, 4-bit data will be output via the data bus.
- (6) To continue the data read or write operation, specify the read or write mode using the PLAY or REC commands.
- (7) To stop the data read/write operation, input the STOP command. After waiting for the BUSY state duration, the next command can be input.

Flow Chart of Data Transfer Using the CHRW Command




2. Method of transferring data to and from external RAM (by the DTRW command)

The data transfer to/from external RAM is performed using the DTRW command. After inputting the DTRW command, specify an address to be accessed for data read/write. The transfer of each 4-bit data is performed from the starting nibble of the specified address. For the address space, refer to Section 1.2 "Address space allocation in the direct record/playback mode" in "Data Configuration of External RAM." The address designation can be made only in the X direction and random address designation cannot be made in the Y direction to select an arbitrary address in the Y direction.

With the input of a single DTRW command, continuous read/write operation can be made in the range of addresses 8M bit $(\overline{CS1}, \overline{CS2}, \overline{CS3}, \overline{CS4})$. When the read/write operation is extended to two or more 8M bits $(\overline{CS1}, \overline{CS2}, \overline{CS3}, \overline{CS4})$, it is necessary to stop temporarily the read/write operation each time the operation is finished for one serial register, and set the address for another serial register using the DTRW command.

- (1) Set the common mode to mode 2 (MOD0 = 0, MOD1 = 1).
- (2) Input the DTRW command.
- (3) Specify the X address in a serial register by inputting the \overline{WR} pulse five times. Wait for the BUSY state duration. The BUSY state can be verified by examining the state of the BUSY bit of the status register. The 2nd nibble of the DTRW command is a dummy nibble. Always input 0h data into the 2nd nibble.
- (4) For data writing, input the REC command and input the data to be written by inputting the \overline{WR} pulse. Wait for the BUSY state duration between the contiguous \overline{WR} pulses.
 - To make the data write operation by a single input of the DTRW command, the state of the BUSY bit can be verified by inputting the \overline{RD} pulse. When data write and data read operations are performed jointly, the state at the BUSY bit cannot be verified using the \overline{RD} pulse.
- (5) To read data, input the PLAY command and then input the $\overline{\text{RD}}$ pulse after waiting for the BUSY state duration. With this operation, 4-bit data will be output via the data bus.
- (6) To continue data read/write operation, specify the read or write mode using the PLAY or REC command and make data transfer operation.
- (7) To finish the data read/write operation, input the STOP command. After waiting for the BUSY state duration, the next command can be input.

Flow Chart of Data Transfer Using the DTRW Command



3. Method of reading data from external serial voice ROMs (by the DTRD command)


The data from external serial voice ROMs can be read using the DTRD command. After inputting the DTRD command, specify the address to be read. The data is read in groups of 4 bits from the specified address. For the address space, refer to "Data Configuration of External Serial Voice ROMs." The data can be addressed on a 64-bit basis.

With the input of a single DTRD command, continuous read/write operation can be made in the range of addresses assigned to the same serial voice ROM. When the read/write operation is extended to two or more serial voice ROMs, it is necessary to stop temporarily the read/write operation each time the operation is finished for the serial voice ROM, and set the address for another serial voice ROM using the DTRD command.

The following shows the procedure for inputting the DTRD command.

- (1) Set the command mode to mode 3 (MOD0 = 1, MOD1 = 1).
- (2) Input the DTRD command.
- (3) Specify the X address and Y address of the serial voice ROM by inputting the \overline{WR} pulse five times. Then, wait for the BUSY state duration. The 6th nibble is a dummy nibble. Always input 0h data into this 6th nibble.
- (4) Input the PLAY command and wait for the BUSY state duration. Then, input the $\overline{\text{RD}}$ pulse, so that 4-bit data will be output via the data bus.
- (5) To continue data read operation, perform the data read operation inputting the PLAY command and \overline{RD} pulse in the same way as mentioned above.
- (6) To finish the data read operation input the STOP command. After waiting for the BUSY state duration, the next command can be input.

Flow Chart of Data Read Using the DTRD Command



Record/Playback by Inputting/Outputting Voice Data via Data Bus

When SRAMs (static RAMs) or other hardware memory products are used to store voice data, the record/playback operation will be performed by using the EXT command. In the case of the record/playback using the EXT command, voice data is directly input or output via the data bus in synchronization with the sampling frequency. In this record/playback mode, the address control and the control of external RAM and serial voice ROMs are not performed. Therefore, the microcontroller performs the recording time control and address control. In this mode, temporary stop of record/playback operation by the PAUSE command and the voice triggered starting cannot be performed.

- 1. Method of recording using the EXT command
- (1) Input the record/playback conditions using the corresponding commands as shown below.

VDS command: Set the ADPCM bit length (BIT).

Specify the disabled state of voice triggered starting (VD0 = 0, VD1 = 0).


SAMP command: Specify the sampling frequency (SA0, SA1).

The command mode (MOD0, MOD1) is invalid.

REC command: Set to the recording mode

- (2) Input the EXT command to start the recording. The sampling frequency clock is output via the MON pin.
- (3) When the MON pin goes high, input the \overline{RD} pulse to fetch the ADPCM data from the external memory via the data bus. At that time, input the \overline{RD} pulse to satisfy time t_{ERD} from rise of MON to rise of the \overline{RD} pulse. In the case of 3-bit ADPCM, the upper 3 bits (D3-D1 pins) are valid and the lower 1 bit (D0 pin) is invalid.
- (4) Store the ADPCM data into the external memory such as SRAMs.
- (5) Repeat steps (3) and (4) to continue the recording operation.
- (6) Input the STOP command to stop the recording operation. Until the STOP command is input, the recording operation will be continued without the limit for the recording time.
 When the MON pin becomes "H" level, input the RD pulse to fetch the ADPCM data, and input the STOP command to satisfy time t_{ESP} from rise of MON to input of the STOP command.
- (7) During recording by the EXT command, the contents of the status register cannot be verified by the \overline{RD} pulse. Therefore, after inputting the STOP command, wait for the BUSY state duration and then input the next command.

Flow Chart of Recording Using the EXT Command



2. Method of playback using the EXT command

(1) Input the record/playback conditions using the corresponding commands as shown below.

VDS command: Set to the ADPCM bit length (BIT) specified for recording

Voice triggered starting becomes invalid.

SAMP command: Specify the sampling frequency (SA0, SA1).

The command mode (MOD0, MOD1) is invalid.

PLAY command: Set to the playback mode


(2) Input the EXT command to start the playback. The sampling frequency clock is output via the MON pin.

(3) When the MON pin goes high, the ADPCM data is ready to be fetched from an external memory such as an SRAM.

- (4) Input the \overline{WR} pulse to fetch the ADPCM data from the external memory via the data bus. At that time, input the \overline{WR} pulse to satisfy time $\underline{t_{EWR}}$ from rise of MON to rise of the \overline{WR} pulse. In the case of 3-bit ADPCM, the upper 3 bits (D3-D1 pins) are valid and the lower 1 bit (D0 pin) is invalid.
- (5) Repeat steps (3) and (4) to continue the playback operation.
- (6) Input the STOP command to stop the playback operation.
 When the MON pin becomes "H", input the WR pulse, input the ADPCM data, and input the STOP command to satisfy time t_{ESP} from rise of MON to input of the STOP command, and interval t_{WE1} between the WR pulse and the STOP command pulse.

Note: <u>Input the ADPCM data beginning with the top of a phrase every sampling period sequentially.</u> If the ADPCM data is input beginning with the second or following part of a phrase or with data missing, normal (playback) waveforms cannot be regenerated.

Flow Chart of Playback Using the EXT Command




Suppression of Pop Noise at AOUT Output (by the LEV Command)

The MSM6688/6688L has a on-chip pop noise suppression circuit to prevent pop nose from being generated due to sharp changes of the DC level of the analog output (at the AOUT pin). The enabled or disabled state of this pop noise suppression circuit can be selected using the ACON pin. When the ACON pin is low, this circuit is disabled and when high, this circuit is enabled.

1. When the POP noise suppression circuit is disabled (ACON = low)

When the RESET pin is high, the DC level at the AOUT pin is the ground level, and when the RESET pin is low, the DC level at the AOUT pin is the $1/2~V_{DD}$ level. Each time the state of the RESET pin is changed, the DC level is changed sharply and pop noise is generated.




2. When the POP noise suppression circuit is enabled (ACON = high)

The transition of the DC level at the AOUT (analog output) pin is controlled using the LEV command. When the RESET pulse (low) is applied to the RESET pin, the DC level at the AOUT output pin goes to the ground level. If the pop noise suppression circuit is activated using the PN0 and PN1 bits of the 2nd nibble of the LEV command, the DC level at the AOUT output pin will be changed from the ground level to the $1/2~V_{DD}$ level or from the $1/2~V_{DD}$ level to the ground level slowly to prevent pop noise from being generated.


Before starting the record/playback operation, always set the DC level at the AOUT pin to the $1/2~V_{DD}$ level using the LEV command. When enabling the DC level transition function by the LEV command, first specify the playback mode by the play command and then input the LEV command.

PN1	PN0	DC level transition	
0	0	Disabled	
0	1	Disabled	
1	0	Transition from ground to 1/2 V _{DD}	
1	1	Transition from 1/2 V _{DD} to ground	




APPLICATION CIRCUIT

The circuit diagram 1 shows an application circuit example where the MSM6688/6688L is used in the microcontroller interface mode and four 8M bit serial registers and two 2M bit serial voice ROMs are connected.



PACKAGE DIMENSIONS


(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

Document	Date	Page			
No.		Previous Edition	Current Edition	Description	
E2D0026-39-23	Feb. 1999		_	Third edition	
	Mar. 12, 2002	28	28	Changed contents of the tables for ceramic oscillators	
FEDL6688-6688L-04		81	81		
		82	82		

NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.

- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2002 Oki Electric Industry Co., Ltd.