## MSM64167E

4-Bit Microcontroller with Built-in Dual-Slope Type A/D Converter and LCD Driver

## GENERAL DESCRIPTION

The MSM64167E is a low power 4-bit microcontroller that employs Oki's original CPU core nX4/20.
The MSM64167E contains a dual-slope type A/D converter with a 4-channel input, LCD driver for up to 108 segments, and buzzer output port.
The MSM64167E is best suited for applications such as low power, high precision thermometers, barometers, and hygrometers.

## FEATURES

- Operating range

Operating frequencies : $32.768 \mathrm{kHz}, 700 \mathrm{kHz}$
Operating voltage
Operating temperature

- Memory space

Internal program memory
Internal data memory

- Minimum instruction execution time
- Dual-slope type A/D converter
- LCD driver
(1) At $1 / 4$ duty and $1 / 3$ bias
(2) At $1 / 3$ duty and $1 / 3$ bias
(3) At $1 / 2$ duty and $1 / 2$ bias
- Buzzer driver
- Timer

Auto-reload mode
Capture mode
Clock frequency measuring mode

- Watchdog timer
- Clock

CPU clock
Time base clock

- Power supply voltage
- I/O port

Input-output port
Output port

- Serial port

Synchronous mode
Asynchronous mode
: 2.6 to 3.6 V
: $\quad-40$ to $+85^{\circ} \mathrm{C}$
: 4064 bytes
: 256 nibbles
: $4.3 \mu \mathrm{~s}$ @ 700 kHz
$91.6 \mu \mathrm{~s}$ @ 32.768 kHz
: 4-channel input
: 31 outputs; duty ratio switchable by software
: 108 segments (max)
: 84 segments (max)
: 58 segments (max)
: 1 output ( 4 output modes selectable)
: 16 -bit $\times 1$
: $\quad 32.768 \mathrm{kHz}$ crystal oscillator and 700 kHz RC oscillator (with an external resistor)
: $\quad 32.768 \mathrm{kHz} / 700 \mathrm{kHz}$ (switchable by software)
: $\quad 32.768 \mathrm{kHz}$
: 3 V
: 3 ports $\times 4$ bits
: 2 ports $\times 4$ bits
( 8 out of the 31 LCD driver outputs can be used as output-only ports by mask option.)
: Synchronous/asynchronous mode support
: $32.768 \mathrm{kHz} /$ external clock
: $9600 \mathrm{bps} / 4800 \mathrm{bps} / 2400 \mathrm{bps} / 1200 \mathrm{bps}$

- Interrupt sources

External interrupt : 2 sources
Internal interrupt : 8 sources

- Package:

80-pin plastic QFP (QFP80-P-1420-0.80-BK) : (Product name : MSM64167E- $\times \times \times \mathrm{GA}$ )
80-pin plastic TQFP (TQFP80-P-1212-0.50-K) : (Product name : MSM64167E- $\times \times \times$ TB)
Chip
: (Product name: MSM64167E- $\Varangle \times \times$ ) $X X X$ indicates a code number.

## BLOCK DIAGRAM

## CPU CORE: nX-4/20



## PIN CONFIGURATION (TOP VIEW)

## MSM64167E-xxxGA



## 80-Pin Plastic QFP

## PIN CONFIGURATION (TOP VIEW) (continued)

## MSM64167E-xxxTB



## PAD CONFIGURATION

## Pad Layout



| Chip Size | $: 5.95 \mathrm{~mm} \times 4.62 \mathrm{~mm}$ |
| :--- | :--- |
| Chip Thickness | $: 350 \mu \mathrm{~m}$ (typ.) |
| Coordinate Origin | $:$ Chip center |
| Pad Hole Size | $: 110 \mu \mathrm{~m} \times 110 \mu \mathrm{~m}$ |
| Pad Size | $: 130 \mu \mathrm{~m} \times 130 \mu \mathrm{~m}$ |
| Minimum Pad Pitch | $: 180 \mu \mathrm{~m}$ |

Note: The chip substrate voltage is $V_{D D}$.

## Pad Coordinates

| Pad No. | Pad Name | X ( $\mu \mathrm{m}$ ) | Y ( $\mu \mathrm{m}$ ) | Pad No. | Pad Name | X ( $\mu \mathrm{m}$ ) | Y ( $\mu \mathrm{m}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | L2/P3.2 | -2593 | -2155 | 41 | TST1 | 2766 | 1946 |
| 2 | L3/P3.3 | -2304 | -2155 | 42 | TST2 | 2660 | 2155 |
| 3 | L4/P4.0 | -1842 | -2155 | 43 | RESET | 2394 | 2155 |
| 4 | L5/P4.1 | -1626 | -2155 | 44 | VSSL | 2211 | 2155 |
| 5 | L6/P4.2 | -1430 | -2155 | 45 | VOF | 1899 | 2113 |
| 6 | L7/P4.3 | -1234 | -2155 | 46 | $V_{\text {DDA }}$ | 1598 | 2113 |
| 7 | L8 | -1038 | -2155 | 47 | VrA | 1294 | 2113 |
| 8 | L9 | -856 | -2155 | 48 | AINO | 991 | 2113 |
| 9 | L10 | -664 | -2155 | 49 | AIN1 | 688 | 2155 |
| 10 | L11 | -468 | -2155 | 50 | AIN2 | 506 | 2155 |
| 11 | L12 | -272 | -2155 | 51 | AIN3 | 324 | 2155 |
| 12 | L13 | -76 | -2155 | 52 | RA | 142 | 2155 |
| 13 | L14 | 143 | -2155 | 53 | RI | -40 | 2155 |
| 14 | L15 | 367 | -2155 | 54 | RCM | -222 | 2155 |
| 15 | L16 | 591 | -2155 | 55 | CZ1 | -402 | 2155 |
| 16 | L17 | 874 | -2155 | 56 | Cl | -586 | 2155 |
| 17 | L18 | 1056 | -2155 | 57 | CZ2 | -768 | 2155 |
| 18 | L19 | 1280 | -2155 | 58 | VG | -1016 | 2155 |
| 19 | L20 | 1504 | -2155 | 59 | OPOO | -1246 | 2155 |
| 20 | L21 | 1728 | -2155 | 60 | OPNO | -1498 | 2155 |
| 21 | L22 | 1952 | -2155 | 61 | OPPO | -1749 | 2155 |
| 22 | L23 | 2176 | -2155 | 62 | OP01 | -2001 | 2155 |
| 23 | L24 | 2624 | -2155 | 63 | OPN1 | -2253 | 2155 |
| 24 | L25 | 2766 | -1862 | 64 | OPP1 | -2625 | 2155 |
| 25 | L26 | 2766 | -1638 | 65 | $V_{\text {SSA }}$ | -2766 | 1960 |
| 26 | L27 | 2766 | -1414 | 66 | $V_{S S}$ | -2766 | 1708 |
| 27 | L28 | 2766 | -1190 | 67 | P0.0 | -2766 | 1456 |
| 28 | L29 | 2766 | -966 | 68 | P0.1 | -2766 | 1204 |
| 29 | L30 | 2766 | -742 | 69 | P0. 2 | -2766 | 952 |
| 30 | OSC2 | 2766 | -518 | 70 | P0.3 | -2766 | 700 |
| 31 | OSC1 | 2766 | -336 | 71 | P1.0 | -2766 | 448 |
| 32 | $V_{D D}$ | 2766 | -132 | 72 | P1.1 | -2766 | 196 |
| 33 | $\overline{\text { XT }}$ | 2766 | 154 | 73 | P1.2 | -2766 | -56 |
| 34 | XT | 2766 | 378 | 74 | P1.3 | -2766 | -308 |
| 35 | $\mathrm{V}_{\text {SS2 }}$ | 2766 | 602 | 75 | P2.0 | -2766 | -560 |
| 36 | C2 | 2766 | 826 | 76 | P2.1 | -2766 | -812 |
| 37 | C1 | 2766 | 1050 | 77 | P2.2 | -2766 | -1064 |
| 38 | $\mathrm{V}_{\text {S } 3}$ | 2766 | 1232 | 78 | P2.3 | -2766 | -1316 |
| 39 | $V_{\text {SS1 }}$ | 2766 | 1456 | 79 | L0/P3.0 | -2766 | -1568 |
| 40 | BD | 2766 | 1694 | 80 | L1/P3.1 | -2766 | -1834 |

## PIN DESCRIPTIONS

## Basic Functions

| Function | Symbol | Pin |  | Pad | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | GA | TB |  |  |  |
| Power <br> Supply | $V_{D D}$ | 32 | 30 | 32 | - | $0 \vee$ power supply. |
|  | $V_{\text {SS1 }}$ | 39 | 37 | 39 | - | Bias output for driving LCD (-1.5 V). |
|  | $\mathrm{V}_{\text {SS2 }}$ | 35 | 33 | 35 | - | Negative power supply |
|  | $\mathrm{V}_{\text {SS3 }}$ | 38 | 36 | 38 | - | Bias output for driving LCD $(-3.0 \mathrm{~V})$. <br> Bias output for driving LCD (-4.5 V). |
|  | $\mathrm{V}_{\text {S }}$ | 66 | 64 | 66 | - | Negative power supply for I/0 port interface. |
|  | C1 | 37 | 35 | 37 | - | Pins for connecting a capacitor for generating LCD driving bias |
|  | C2 | 36 | 34 | 36 | - |  |
|  | VSSL | 44 | 42 | 44 | - | Negative power supply for internal logic <br> (An internally generated constant voltage is present at this pin.) |
|  | $\mathrm{V}_{\text {SSA }}$ | 65 | 63 | 65 | - | Negative power supply for A/D converter: <br> Externally connects to $\mathrm{V}_{\mathrm{SS} 2}$. |
|  | $V_{\text {DDA }}$ | 46 | 44 | 46 | - | 0 V power supply for $\mathrm{A} / \mathrm{D}$ converter: Externally connects to $\mathrm{V}_{\mathrm{DD}}$. |
| Oscillation | XT | 34 | 32 | 34 | 1 | Low-speed clock oscillation input and output pins: Connect to a crystal ( 32.768 kHz ). |
|  | $\overline{\text { XT }}$ | 33 | 31 | 33 | 0 |  |
|  | OSC1 | 31 | 29 | 31 | 1 | High-speed clock oscillation input and output pins: Connect to an oscillation resistor (RoS). |
|  | OSC2 | 30 | 28 | 30 | 0 |  |
| Test | TST1 | 41 | 39 | 41 | I | Input pins for testing. <br> These pins are internally pulled up to $V_{D D}$. |
|  | TST2 | 42 | 40 | 42 | I |  |
| Reset | $\overline{\text { RESET }}$ | 43 | 41 | 43 | 1 | System reset input pin. <br> Setting this pin to "L" level puts this device into a reset state. Then, setting this pin to "H" level starts executing an instruction from address 000 H . <br> This pin is internally pulled up to $V_{D D}$. |

Basic Functions (continued)

| Function | Symbol | Pin |  | Pad | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | GA | тB |  |  |  |
| Ports | P0.0 | 67 | 65 | 67 | 1/0 | 4-bit input-output port (PO): <br> Following can be specified for each bit by the port 0 control registers 0 to 3 (POOCON to P03CON): (1) input or output, (2) pull-up/pull-down resistor input or high impedance input, and (3) NMOS open drain output or CMOS output. |
|  | P0.1 | 68 | 66 | 68 | 1/0 |  |
|  | P0.2 | 69 | 67 | 69 | 1/0 |  |
|  | P0.3 | 70 | 68 | 70 | 1/0 |  |
|  | P1.0 | 71 | 69 | 71 | 1/0 | 4-bit input-output port (P1): <br> Following can be specified for each bit by the port 1 control registers 0 to 3 (P10CON to P13CON): (1) input or output, (2) pull-up/pull-down resistor input or high impedance input, and (3) NMOS open drain output or CMOS output. |
|  | P1.1 | 72 | 70 | 72 | 1/0 |  |
|  | P1.2 | 73 | 71 | 73 | 1/0 |  |
|  | P1.3 | 74 | 72 | 74 | 1/0 |  |
|  | P2.0 | 75 | 73 | 75 | 1/0 | 4-bit input-output port (P2): <br> Following can be specified for each bit by the port 2 control registers 0 to 3 (P20CON to P23CON): (1) input or output, (2) pull-up/pull-down resistor input or high impedance input, and (3) NMOS open drain output or CMOS output. |
|  | P2.1 | 76 | 74 | 76 | 1/0 |  |
|  | P2.2 | 77 | 75 | 77 | 1/0 |  |
|  | P2.3 | 78 | 76 | 78 | 1/0 |  |
| Buzzer | BD | 40 | 38 | 40 | 0 | Output pin for the buzzer driver |
| A/D <br> Converter | AINO | 48 | 46 | 48 | 1/0 | Analog voltage input pins. Each of these pins can be switched to provide a constant current output by AD control register 0 (ADCONO). |
|  | AIN1 | 49 | 47 | 49 | 1/0 |  |
|  | AIN2 | 50 | 48 | 50 | 1/0 |  |
|  | AIN3 | 51 | 49 | 51 | 1/0 |  |
|  | RA | 52 | 50 | 52 | - | Current-adjusting resistor connection pin. |
|  | RI | 53 | 51 | 53 | - | Pin for connecting resistor for integration. |
|  | RCM | 54 | 52 | 54 | - | Common connection pin for resistor for integration, capacitor 1 for offset compensation, and capacitor for integration. |
|  | CZ1 | 55 | 53 | 55 | - | Pin for connecting capacitor 1 for offset compensation. |
|  | Cl | 56 | 54 | 56 | - | Pin for connecting capacitor for integration. |
|  | CZ2 | 57 | 55 | 57 | - | Pins for connecting capacitor 2 for offset compensation. |
|  | VG | 58 | 56 | 58 | - |  |
|  | VrA | 47 | 45 | 47 | - | Reference voltage for $A / D$ conversion (internally generated constant voltage). |
|  | VOF | 45 | 43 | 45 | I | Pin for connecting resistor for voltage amplification circuit offset adjustment. |
|  | OPP0 | 61 | 59 | 61 | I | Analog micro-voltage input pins. |
|  | OPP1 | 64 | 62 | 64 | 1 |  |
|  | OPN0 | 60 | 58 | 60 | 1 | Pins for connecting resistor for voltage amplification factor adjustment. |
|  | OPN1 | 63 | 61 | 63 | 1 |  |
|  | OPOO | 59 | 57 | 59 | 0 |  |
|  | OP01 | 62 | 60 | 62 | 0 |  |

## Basic Functions (continued)

| Function | Symbol | Pin |  | Pad | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | GA | TB |  |  |  |
| LCD <br> Drivers | L0/P3.0 | 79 | 77 | 79 | 0 | LCD segment and common signals output pins. Functions as output ports by mask option. |
|  | L1/P3.1 | 80 | 78 | 80 | 0 |  |
|  | L2/P3.2 | 1 | 79 | 1 | 0 |  |
|  | L3/P3.3 | 2 | 80 | 2 | 0 |  |
|  | L4/P4.0 | 3 | 1 | 3 | 0 |  |
|  | L5/P4.1 | 4 | 2 | 4 | 0 |  |
|  | L6/P4.2 | 5 | 3 | 5 | 0 |  |
|  | L7/P4.3 | 6 | 4 | 6 | 0 |  |
|  | L8 | 7 | 5 | 7 | 0 | LCD segment and common signals output pins. |
|  | L9 | 8 | 6 | 8 | 0 |  |
|  | L10 | 9 | 7 | 9 | 0 |  |
|  | L11 | 10 | 8 | 10 | 0 |  |
|  | L12 | 11 | 9 | 11 | 0 |  |
|  | L13 | 12 | 10 | 12 | 0 |  |
|  | L14 | 13 | 11 | 13 | 0 |  |
|  | L15 | 14 | 12 | 14 | 0 |  |
|  | L16 | 15 | 13 | 15 | 0 |  |
|  | L17 | 16 | 14 | 16 | 0 |  |
|  | L18 | 17 | 15 | 17 | 0 |  |
|  | L19 | 18 | 16 | 18 | 0 |  |
|  | L20 | 19 | 17 | 19 | 0 |  |
|  | L21 | 20 | 18 | 20 | 0 |  |
|  | L22 | 21 | 19 | 21 | 0 |  |
|  | L23 | 22 | 20 | 22 | 0 |  |
|  | L24 | 23 | 21 | 23 | 0 |  |
|  | L25 | 24 | 22 | 24 | 0 |  |
|  | L26 | 25 | 23 | 25 | 0 |  |
|  | L27 | 26 | 24 | 26 | 0 |  |
|  | L28 | 27 | 25 | 27 | 0 |  |
|  | L29 | 28 | 26 | 28 | 0 |  |
|  | L30 | 29 | 27 | 29 | 0 |  |

## Secondary Functions

| Function | Symbol | Pin |  | Pad | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | GA | TB |  |  |  |
| External Interrupts | P0.0 | 67 | 65 | 67 | 1 | Level-triggered external interrupt input pins. <br> The change of input signal level causes an interrupt to occur. |
|  | P0.1 | 68 | 66 | 68 |  |  |
|  | P0. 2 | 69 | 67 | 69 |  |  |
|  | P0.3 | 70 | 68 | 70 |  |  |
|  | P1.0 | 71 | 69 | 71 |  |  |
|  | P1.1 | 72 | 70 | 72 |  |  |
|  | P1.2 | 73 | 71 | 73 |  |  |
|  | P1.3 | 74 | 72 | 74 |  |  |
|  | P2.0 | 75 | 73 | 75 |  |  |
|  | P2.1 | 76 | 74 | 76 |  |  |
|  | P2.2 | 77 | 75 | 77 |  |  |
|  | P2.3 | 78 | 76 | 78 |  |  |
| Serial Port | P0.1 | 68 | 66 | 68 | 1 | Receive data input pin (RXD) of serial port. |
|  | P2.0 | 75 | 73 | 75 | 1/0 | Transmit clock input-output pin (TXC) of serial port. |
|  | P2.1 | 76 | 74 | 76 | 1/0 | Receive clock output pin (RXC) of serial port. |
|  | P2. 2 | 77 | 75 | 77 | 0 | Transmit data output pin (TXD) of serial port. |
| Timer | P0.0 | 67 | 65 | 67 | 1 | Capture trigger input pin of timer. |
|  | P0. 2 | 69 | 67 | 69 | 1 | External clock input pin (TMC) of timer. |
|  | P2.3 | 78 | 76 | 78 | 0 | Timer overflow flag output pin (TMO) of timer. |

## MEMORY MAPS

## Program Memory



## Program Memory Map

Address 000 H is the instruction execution start address by the system reset.
The CZP area from address 010 H to address 01 FH is the start address for the CZP subroutine of 1-byte call instruction.
The start address of interrupt subroutine is assigned to the interrupt address from address 020 H to 03 DH .
The user area has 4064 bytes of address 000 H to address 0 FDFH. No program can be stored in the test program area.

## Data Memory

The data memory area consists of 8 banks and each bank has 256 nibbles ( $256 \times 4$ bits). The data RAM is assigned to BANK 7 and peripheral ports are assigned to BANK 0.


Data Memory Map
Half the data RAM area (128 nibbles) is shared by the stack area. The stack is a memory starting from address 7FFH toward the low-order addresses where 4 nibbles are used by Subroutine Call Instruction and 8 nibbles are used by an interrupt.
The addresses 080 H to 0 FFH of BANK 0 are not assigned as the data memory, so access to these addresses has no effect. Moreover, it is impossible to access BANK 1 to BANK 6.

## ABSOLUTE MAXIMUM RATINGS

$\left(V_{D D}=V_{D D A}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Condition | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage 1 | VSS1 | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.0 to +0.3 | V |
| Power Supply Voltage 2 | $V_{\text {SS2 }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -4.0 to +0.3 | V |
| Power Supply Voltage 3 | $V_{\text {SS3 }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -5.5 to +0.3 | V |
| Power Supply Voltage 4 | $V_{\text {SSL }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -4.0 to +0.3 | V |
| Power Supply Voltage 5 | $V_{\text {SS }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -5.5 to +0.3 | V |
| Power Supply Voltage 6 | $V_{\text {SSA }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -4.0 to +0.3 | V |
| Input Voltage 1 | $\mathrm{V}_{\text {IN1 }}$ | $V_{\text {SS2 }}$ Input, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $V_{S S 2}-0.3$ to +0.3 | V |
| Input Voltage 2 | $\mathrm{V}_{\text {IN2 }}$ | $V_{\text {SS }}$ Input, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {SS }}-0.3$ to +0.3 | V |
| Input Voltage 3 | $\mathrm{V}_{\text {IN3 }}$ | $\mathrm{V}_{\text {SS } 1}$ Input, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {SS } 1}-0.3$ to +0.3 | V |
| Input Voltage 4 | $\mathrm{V}_{\text {IN4 }}$ | $V_{\text {SSA }}$ Input, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {SSA }}-0.3$ to +0.3 | V |
| Output Voltage 1 | $\mathrm{V}_{\text {OUT1 }}$ | $\mathrm{V}_{\text {SS2 }}$ Output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $V_{S S 2}-0.3$ to +0.3 | V |
| Output Voltage 2 | Vout2 | $V_{\text {SS3 }}$ Output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {SS } 3}-0.3$ to +0.3 | V |
| Output Voltage 3 | Vout3 | $V_{\text {SS }}$ Output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {SS }}-0.3$ to +0.3 | V |
| Output Voltage 4 | $\mathrm{V}_{\text {OUT4 }}$ | $\mathrm{V}_{\text {SS } 1}$ Output, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {SS } 1}-0.3$ to +0.3 | V |
| Storage Temperature | TSTG | - | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

$\left(V_{D D}=V_{D D A}=0 \mathrm{~V}\right)$

| Parameter | Symbol | Condition | Range | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | $\mathrm{T}_{\text {op }}$ | - | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Operating Voltage | $\begin{aligned} & \mathrm{V}_{\text {SS2 }} \\ & \mathrm{V}_{\text {SSA }} \end{aligned}$ | $V_{\text {SS2 }}=\mathrm{V}_{\text {SSA }}$ | -3.6 to -2.6 | V |
|  | $\mathrm{V}_{\text {S }}$ | - | -5.25 to (0.8 $\vee^{\text {SS2 } 2, ~}-2.6$ max. $)^{*}$ | V |
| External 700 kHz RC Oscillator Resistance | Ros | - | 90 to 300 | $\mathrm{k} \Omega$ |
| Crystal Oscillation Frequency | $\mathrm{f}_{\mathrm{X}}$ | - | 30 to 66 | kHz |

* Indicates that the value of $\mathrm{V}_{\mathrm{SS}}$ is $80 \%$ of $\mathrm{V}_{\mathrm{SS} 2}$ and should not exceed -2.6 V .


## ELECTRICAL CHARACTERISTICS

DC Characteristics

| $\left(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDA}}=0 \mathrm{~V}, \mathrm{~V}_{S S 2}=\mathrm{V}_{S S}=-3.0 \mathrm{~V}, \mathrm{Ta}=-40\right.$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit | Measuring Circuit |
| V ${ }_{\text {S } 1}$ Voltage | $V_{\text {SS1 }}$ | $C_{a}, C_{b}, C_{12}=0.1 \mu \mathrm{~F} \quad \begin{aligned} & +100 \% \\ & -50 \%\end{aligned}$ | -1.7 | -1.5 | -1.3 | V |  |
| Vss3 Voltage | VSS3 | $C_{a}, C_{b}, C_{12}=0.1 \mu \mathrm{~F} \quad \begin{aligned} & +100 \% \\ & -50 \%\end{aligned}$ | -4.7 | -4.5 | -4.3 | V |  |
| V SSL Voltage | VSSL | - | -2.1 | -1.5 | -0.6 | V |  |
| Crystal Oscillation <br> Start Voltage | $V_{\text {STA }}$ | Oscillation start time: within 5 seconds | - | - | -2.6 | V |  |
| Crystal Oscillation Hold Voltage | V HoLd | - | - | - | -2.6 | V |  |
| Crystal Oscillation <br> Stop Detection Time | Tstop | - | 0.1 | - | 1000 | ms |  |
| Internal Crystal Oscillator Capacitance | $\mathrm{C}_{\mathrm{G}}$ | - | 10 | 15 | 20 | pF | 1 |
| External Crystal Oscillator Capacitance | CGex | When external $\mathrm{C}_{\mathrm{G}}$ used | 10 | - | 30 | pF |  |
| Internal Crystal Oscillator Capacitance | $C_{\text {d }}$ | - | 10 | 15 | 20 | pF |  |
| Internal 700k RC Oscillator Capacitance | Cos | - | 8.0 | 12 | 16 | pF |  |
| 700k RC Oscillation Frequency | fosc | $\begin{aligned} & \text { External resistor } \mathrm{R}_{0 \mathrm{~S}}=100 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{SS} 2}=-2.6 \text { to }-3.6 \mathrm{~V} \end{aligned}$ | 520 | 700 | 910 | kHz |  |
| POR Generation <br> Voltage | $V_{\text {POR1 }}$ | When $\mathrm{V}_{\mathrm{SS} 2}$ is between $\mathrm{V}_{\text {POR1 }}$ and -3.0 V | -0.7 | - | 0 | V |  |
| POR Non-generation Voltage | $V_{\text {POR2 }}$ | No POR when $\mathrm{V}_{\text {SS2 }}$ is between $V_{\text {POR2 } 2}$ and -3.0 V | -3.0 | - | -2.0 | V |  |

Notes: 1. "POR" denotes Power On Reset.
2. "TSTOP" indicates that if the crystal oscillator stops over the value of $\mathrm{T}_{\text {STOP }}$, the system reset occurs.

## DC Characteristics (continued)



## DC Characteristics (continued)

| $\begin{array}{r} \left(V_{D D}=V_{D D A}=0 \mathrm{~V}, \mathrm{~V}_{S S 1}=\mathrm{V}_{S S L}=-1.5 \mathrm{~V}, \mathrm{~V}_{S S 2}=\mathrm{V}_{S S}=\mathrm{V}_{S S A}=-3.0 \mathrm{~V}, \mathrm{~V}_{\text {SS3 }}=-4.5 \mathrm{~V},\right. \\ \left.\mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C} \text { unless otherwise specified }\right) \end{array}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter <br> (Pin Name) | Symbol | Condition | Min. | Typ. | Max. | Unit | Measuring Circuit |
| Output Current 1 <br> (PO. 0 to P0.3) <br> (P1.1 to P1.3) <br> (P2.0 to P2.3) | $\mathrm{IOH1}$ | $\mathrm{V}_{\mathrm{OH} 1}=-0.5 \mathrm{~V}$ | -6.0 | -2.0 | -0.7 | mA | 2 |
|  | I0L1 | $\mathrm{V}_{0 L 1}=\mathrm{V}_{\text {SS }}+0.5 \mathrm{~V}$ | 0.7 | 2.0 | 6.0 | mA |  |
|  | Ioh1s | $\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}, \mathrm{~V}_{\text {OH } 1 \mathrm{~S}}=-0.5 \mathrm{~V}$ | -9.0 | -3.0 | -1.0 | mA |  |
|  | loL1s | $\mathrm{V}_{S S}=-5 \mathrm{~V}, \mathrm{~V}_{0 L 1 S}=\mathrm{V}_{S S}+0.5 \mathrm{~V}$ | 1.0 | 3.0 | 9.0 | mA |  |
| Output Current 2 <br> (BD) | $\mathrm{I}_{\text {OH2 }}$ | $\mathrm{V}_{\mathrm{OH} 2}=-0.7 \mathrm{~V}$ | -6.0 | -2.0 | -0.7 | mA |  |
|  | IoL2 | $\mathrm{V}_{\text {OL2 }}=\mathrm{V}_{\text {SS2 }}+0.7 \mathrm{~V}$ | 0.7 | 2.0 | 6.0 | mA |  |
| Output Current 3 <br> (RI, CI, OP00, OP01) | Іон3 | $\mathrm{V}_{\text {OH3 }}=-0.5 \mathrm{~V}$ | -3.0 | -1.2 | -0.2 | mA |  |
|  | IoL3 | $\mathrm{V}_{0 \mathrm{~L} 3}=\mathrm{V}_{\text {SS }}+0.5 \mathrm{~V}$ | 15 | 3.0 | 100 | $\mu \mathrm{A}$ |  |
| Output Current 4 (When L0 to L7 are configured as output ports) | IOH | $\mathrm{V}_{\mathrm{OH} 4}=-0.5 \mathrm{~V}$ | -1.5 | -0.6 | -0.15 | mA |  |
|  | IoL4 | $\mathrm{V}_{\text {OL4 }}=\mathrm{V}_{\text {SS }}+0.5 \mathrm{~V}$ | 0.15 | 0.6 | 1.5 | mA |  |
|  | Ioh4s | $\mathrm{V}_{S S}=-5 \mathrm{~V}, \mathrm{~V}_{\text {OH4S }}=-0.5 \mathrm{~V}$ | -2.0 | -0.7 | -0.2 | mA |  |
|  | IoL4s | $\mathrm{V}_{S S}=-5 \mathrm{~V}, \mathrm{~V}_{0 L 4 S}=\mathrm{V}_{S S}+0.5 \mathrm{~V}$ | 0.2 | 0.7 | 2.0 | mA |  |
| Output Current 5(OSC2) | $\mathrm{I}_{\text {OH5 }}$ | $\mathrm{V}_{\mathrm{OH} 5}=-0.5 \mathrm{~V}$ | -6.0 | -2.0 | -0.7 | mA |  |
|  | IoL5 | $\mathrm{V}_{\text {OL5 }}=\mathrm{V}_{\text {SS2 } 2}+0.5 \mathrm{~V}$ | 0.7 | 2.0 | 6.0 | mA |  |
| Output Current 6 (L0 to L30) | Іон6 | $\mathrm{V}_{\text {OH6 } 6}=-0.2 \mathrm{~V} \quad\left(\mathrm{~V}_{\text {D }}\right.$ level $)$ | - | - | -4.0 | $\mu \mathrm{A}$ |  |
|  | Іомн6 | $\mathrm{V}_{\text {OMH6 }}=\mathrm{V}_{\text {SS } 1}+0.2 \mathrm{~V}$ ( $\mathrm{V}_{\text {SS1 }}$ level $)$ | 4.0 | - | - | $\mu \mathrm{A}$ |  |
|  | Iomh6s | $\mathrm{V}_{\text {OMH6S }}=\mathrm{V}_{\text {SS1 }}-0.2 \mathrm{~V}$ ( $\mathrm{V}_{\text {SS }}$ level $)$ | - | - | -4.0 | $\mu \mathrm{A}$ |  |
|  | IomL6 | $V_{\text {OML } 6}=\mathrm{V}_{\text {SS2 }}+0.2 \mathrm{~V} \quad$ ( $\mathrm{V}_{\text {S } 22}$ level $)$ | 4.0 | - | - | $\mu \mathrm{A}$ |  |
|  | Ioml6s | $\mathrm{V}_{\text {OML6S }}=\mathrm{V}_{\text {SS2 }}-0.2 \mathrm{~V}$ ( $\mathrm{V}_{\text {SS2 }}$ level $)$ | - | - | -4.0 | $\mu \mathrm{A}$ |  |
|  | IOL6 | $\mathrm{V}_{0 L 6}=\mathrm{V}_{S S 3}+0.2 \mathrm{~V} \quad$ ( $\mathrm{V}_{S 33}$ level) | 4.0 | - | - | $\mu \mathrm{A}$ |  |
| Output Leakage Current (PO. 0 to P0.3) (P1.0 to P1.3) (P2.0 to P2.3) | IOOH | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 0.3 | $\mu \mathrm{A}$ |  |
|  | 100 L | $\mathrm{V}_{\text {OL }}=\mathrm{V}_{\text {SS2 }}$ | -0.3 | - | - | $\mu \mathrm{A}$ |  |

## DC Characteristics (continued)

| $\begin{array}{r} \left(V_{D D}=V_{D D A}=0 \mathrm{~V}, \mathrm{~V}_{S S 1}=V_{S S L}=-1.5 \mathrm{~V}, \mathrm{~V}_{S S 2}=\mathrm{V}_{S S}=\mathrm{V}_{S S A}=-3.0 \mathrm{~V}, \mathrm{~V}_{\text {SS3 }}=-4.5 \mathrm{~V},\right. \\ \left.\mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C} \text { unless otherwise specified }\right) \end{array}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter (Pin Name) | Symbol | Condition | Min. | Typ. | Max. | Unit | Measuring Circuit |
| Input Current 1 <br> (PO.O to P0.3) <br> (P1.0 to P1.3) <br> (P2.0 to P2.3) | $\mathrm{I}_{\mathrm{H} 1}$ | $\mathrm{V}_{1 H 1}=\mathrm{V}_{\mathrm{DD}}$ (when pulled down) | 30 | 90 | 300 | $\mu \mathrm{A}$ | 3 |
|  | IL1 | $\mathrm{V}_{\text {IL1 }}=\mathrm{V}_{\text {SS }}$ (when pulled up) | -300 | -90 | -30 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{1 \mathrm{H} 1 \mathrm{~S}}$ | $V_{\text {HH1 }}=\mathrm{V}_{\text {DD }}, \mathrm{V}_{S S}=-5 \mathrm{~V}$ (when pulled down) | 80 | 250 | 800 | $\mu \mathrm{A}$ |  |
|  | ILLTS | $\mathrm{V}_{\text {LL1 }}=\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}$ (when pulled up) | -800 | -250 | -80 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{l}_{1+1 Z}$ | $V_{I H 1}=V_{\text {DD }}$ (in a high impedance state) | 0 | - | 1.0 | $\mu \mathrm{A}$ |  |
|  | $l_{\text {ILIZ }}$ | $\mathrm{V}_{\mathrm{LL} 1}=\mathrm{V}_{\text {SSA }}$ (in a high impedance state) | -1.0 | - | 0 | $\mu \mathrm{A}$ |  |
| Input Current 2 (OPPO, OPP1, OPNO, OPN1, VOF) | ILL2 | $\mathrm{V}_{\text {IL2 }}=\mathrm{V}_{\text {SSA }}$ (when pulled up) | -300 | -90 | -30 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{\mathrm{H} 2 \mathrm{Z}}$ | $\mathrm{V}_{\mathrm{H} 2}=\mathrm{V}_{\mathrm{DD}}$ (in a high impedance state) | 0 | - | 1.0 | $\mu \mathrm{A}$ |  |
|  | IIL22 | $\mathrm{V}_{\text {LL2 } 2}=\mathrm{V}_{\text {SSA }}$ (in a high impedance state) | -1.0 | - | 0 | $\mu \mathrm{A}$ |  |
| Input Current 3 (VrA) | ILL3 | $\mathrm{V}_{\text {IL3 }}=\mathrm{V}_{\text {SSA }}($ ENADC $=0)$ | -375 | -250 | -125 | $\mu \mathrm{A}$ |  |
|  | Інн | $\mathrm{V}_{1+3}=\mathrm{VrA}+30 \mathrm{mV}($ ENADC $=1)$ | 0.6 | 1.0 | - | mA |  |
| Input Current 4 (OSC1) | IlL4 | $\mathrm{V}_{\text {IL4 }}=\mathrm{V}_{\text {SS2 }}$ (when pulled up) | -300 | -110 | -10 | $\mu \mathrm{A}$ |  |
|  | $\mathrm{I}_{1 / 4 Z}$ | $V_{\text {IH4 }}=V_{\text {DD }}$ (in a high impedance state) | 0 | - | 1.0 | $\mu \mathrm{A}$ |  |
|  | IIL4z | $V_{\text {IL4 }}=\mathrm{V}_{\text {SS2 }}$ ( in a high impedance state) | -1.0 | - | 0 | $\mu \mathrm{A}$ |  |
| Input Current 5 (RESET, TST1, TST2) | ІІн5 | $V_{1 H 5}=V_{\text {DD }}$ | 0 | - | 1.0 | $\mu \mathrm{A}$ |  |
|  | ILL5 | $V_{\text {IL5 }}=V_{\text {SS2 }}$ | -3.0 | -1.5 | -0.75 | mA |  |
| Input Current 6 (RCM, CZ1, CZ2, AIN0 to AIN3, RA) | $\mathrm{I}_{1} \mathrm{H6Z}$ | $\mathrm{V}_{1 H 6}=\mathrm{V}_{\mathrm{DD}}$ (in a high impedance state) | 0 | - | 1.0 | $\mu \mathrm{A}$ |  |
|  | IIL6z | $\mathrm{V}_{\text {LL6 }}=\mathrm{V}_{\text {SSA }}$ (in a high impedance state) | -1.0 | - | 0 | $\mu \mathrm{A}$ |  |
| Input Voltage 1 <br> (P0.0 to P0.3) <br> (P1.0 to P1.3) <br> (P2.0 to P2.3) <br> (OSC1) | $\mathrm{V}_{\text {HH1 }}$ | - | -0.6 | - | 0 | V | 4 |
|  | VIL1 | - | -3.0 | - | -2.4 | V |  |
|  | $\mathrm{V}_{\text {IH1S }}$ | $V_{S S}=-5 \mathrm{~V}$ | -1.0 | - | 0 | V |  |
|  | $\mathrm{V}_{\text {ILIS }}$ | $\mathrm{V}_{S S}=-5 \mathrm{~V}$ | -5.0 | - | -4.0 | V |  |
| Input Voltage 2 (OSC1, $\overline{\text { RESET, }} \overline{\text { TST1 }}$, TST2) | $\mathrm{V}_{\text {IH2 }}$ | - | -0.6 | - | 0 | V |  |
|  | VIL2 | - | -3.0 | - | -2.4 | V |  |

## DC Characteristics (continued)

| $\begin{array}{r} \left(V_{D D}=V_{D D A}=0 \mathrm{~V}, \mathrm{~V}_{S S 1}=\mathrm{V}_{S S L}=-1.5 \mathrm{~V}, \mathrm{~V}_{S S 2}=\mathrm{V}_{S S}=\mathrm{V}_{\text {SSA }}=-3.0 \mathrm{~V}, \mathrm{~V}_{\text {SS3 }}=-4.5 \mathrm{~V},\right. \\ \left.\mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C} \text { unless otherwise specified }\right) \end{array}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter (Pin Name) | Symbol | Condition | Min. | Typ. | Max. | Unit | Measuring Circuit |
| Hysteresis Width (PO.O to P0.3) | $\Delta \mathrm{V}_{\mathrm{T} 1}$ | - | 0.2 | 0.5 | 1.0 | V | 4 |
| (P2.0 to P2.3) | $\Delta \mathrm{V}_{\text {T1S }}$ | $V_{S S}=-5 \mathrm{~V}$ | 0.25 | 1.0 | 1.5 | V |  |
| Hysteresis Width (RESET, TST1, TST2) | $\Delta \mathrm{V}_{\text {T2 }}$ | - | 0.2 | 0.5 | 1.0 | V |  |
| $\begin{aligned} & \text { Input Pin Capacitance } \\ & \text { (P0.0 to P0.3) } \\ & \text { (P1.0 to P1.3) } \\ & \text { (P2.0 to P2.3) } \\ & \hline \end{aligned}$ | $\mathrm{Cin}_{\text {I }}$ | - | - | - | 5.0 | pF | 1 |

## AC Characteristics (Serial Interface, Serial Port)

$\left(\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS} 2}=-3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5.0 \mathrm{~V}, \mathrm{Ta}=-40\right.$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified $)$
(1) Synchronous Communication

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| TXC/RXC Input Fall Time | $\mathrm{t}_{\mathrm{f}}$ | - | - | - | 1.0 | $\mu \mathrm{~s}$ |
| TXC/RXC Input Rise Time | $\mathrm{t}_{\mathrm{r}}$ | - | - | - | 1.0 | $\mu \mathrm{~s}$ |
| TXC/RXC Input "L" Level <br> Pulse Width | $\mathrm{t}_{\mathrm{cWL}}$ | - | 0.8 | - | - | $\mu \mathrm{s}$ |
| TXC/RXC Input "H" Level <br> Pulse Width | $\mathrm{t}_{\mathrm{CWH}}$ | - | 0.8 | - | - | $\mu \mathrm{s}$ |
| TXC/RXC Input Cycle Time | $\mathrm{t}_{\mathrm{CYC}}$ | - | 2.0 | - | - | $\mu \mathrm{s}$ |
| TXC/RXC Output Cycle Time | $\mathrm{t}_{\mathrm{CYC1}(0)}$ | CPU operating at 32.768 kHz | - | 30.5 | - | $\mu \mathrm{s}$ |
| TXD Output Delay Time | $\mathrm{t}_{\mathrm{DDR}}$ | Output load capacitance 10 pF | - | - | 0.4 | $\mu \mathrm{~s}$ |
| RXD Input Setup Time | $\mathrm{t}_{\mathrm{DS}}$ | - | 0.5 | - | - | $\mu \mathrm{s}$ |
| RXD Input Hold Time | $\mathrm{t}_{\mathrm{DH}}$ | - | 0.8 | - | - | $\mu \mathrm{s}$ |

Synchronous communication timing
("H" level = -1.0 V , "L" level = -4.0 V )

(2) UART Communication

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmit Baud Rate | TBRT | $\begin{aligned} & T_{\text {BRT }}=1 / f_{\text {BRT }} \\ & T_{C R}=1 / f_{O S C} \end{aligned}$ | $\mathrm{T}_{\text {BRT }}-\mathrm{T}_{\text {CR }}$ | TBRT | $\mathrm{T}_{\text {BRT }}+\mathrm{T}_{\text {CR }}$ | s |
| Receive Baud Rate | $\mathrm{R}_{\text {BRT }}$ | $\mathrm{R}_{\text {BRT }}=1 / \mathrm{f}_{\text {BRT }}$ | $\mathrm{R}_{\text {BRT }} \times 0.97$ | $\mathrm{R}_{\text {BRT }}$ | $\mathrm{R}_{\text {BRT }} \times 1.03$ | s |

UART communication timing
("H" level = -1.0 V, "L" level = -4.0 V)


## A/D Converter Characteristics

| $\begin{array}{r} \left(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\text {DDA }}=0 \mathrm{~V}, \mathrm{~V}_{\text {SS2 }}=\mathrm{V}_{S S}=\mathrm{V}_{S S A}=-3 \mathrm{~V}, \mathrm{Ta}=-40 \text { to }+85^{\circ} \mathrm{C}, \mathrm{VrA}=-1.2 \mathrm{~V},\right. \\ \text { at execution of 12-bit A/D conversion, unless otherwise specified) } \end{array}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter <br> (Pin Name) | Symbol | Condition | Min. | Typ. | Max. | Unit | Measuring Circuit |
| Analog Input Voltage Range (AINO to AIN3) | $V_{\text {AIN }}$ | - | -1.2 | - | -0.4 | V | 5 |
| Analog Input Voltage Range (OPPO, OPP1) (VOF) | $V_{\text {OPP }}$ | - | -1.6 | - | -0.4 | V |  |
| Resolution | - | - | - | - | $12+$ S* | bits |  |
| Linearity Error | - | - | -1 | - | +1 | LSB |  |
| Zero Scale Error | - | - | -2 | - | +2 | LSB |  |
| Full Scale Error | - | - | -16 | - | +16 | LSB |  |
| VrA Voltage (VrA) | VrA | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -1300 | -1200 | -1100 | mV |  |
| VrA Temperature Coefficient | - | - | -8.0 | - | +2.0 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| VG Voltage (VG) | $V_{G}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -867 | -800 | -733 | mV |  |
| RA Voltage (RA) | $V_{\text {RA }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -440 | -400 | -360 | mV |  |

* "S" indicates a sign bit.


## Voltage Amplification Circuit Characteristics

| Parameter <br> (Pin Name) | Symbol | Condition | Min. | Typ. | Max. | Unit | Measuring Circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Amplifier Gain Error (*1) | Eg (*2) | $\begin{aligned} & V_{\text {OPP } 1}-V_{\text {OPPO }}=10 \mathrm{mV}, \text { Gain }=40 \\ & E g=\frac{\left(V_{\text {OPO1 }}-V_{\text {OPOO }}\right) /\left(V_{\text {OPP1 }}-V_{\text {OPPO }}\right)}{}-1 \end{aligned}$ | -3.0 | -1.5 | 0 | \% | 5 |
| Level Shift Error (*1) | El | $\mathrm{El}=\frac{\left(\mathrm{V}_{\text {AIN3 }}-\mathrm{V}_{\text {VOF }}\right)}{\left(\mathrm{V}_{\text {OPO1 }}-V_{\text {OPOO }}\right)}-1$ | -4 | - | +4 | \% |  |
| Amplifier Offset Voltage | VoffA | $\begin{aligned} & \text { OPP0 }=O P P 1=V O F=-0.8 \mathrm{~V}, \\ & \text { OPOO }=O P N 0, O P 01=O P N 1, \\ & V_{O f f A}=V_{O P O 1}-V_{O P O O} \end{aligned}$ | -20 | - | +20 | mV |  |
| Level Shift Offset Voltage | VoffL | $\begin{aligned} & \text { OPOO }=\text { OPO1 }=\text { VOF }=-0.8 \mathrm{~V}, \\ & \text { VoffL }=\mathrm{V}_{\text {AIN3 }}-\mathrm{V}_{\text {VOF }} \end{aligned}$ | -30 | - | +30 | mV |  |

*1 Errors caused by offset voltage are excluded.
*2 Errors decrease in proportion to gain.

## Measuring circuit 1



## Measuring circuit 2



## Measuring circuit 3



## Measuring circuit 4


*1 Input logic circuit to determine the specified measuring conditions.
*2 Measured at the specified output pins.
*3 Measured at the specified input pins.

## Measuring circuit 5



## FUNCTIONAL DESCRIPTION

## CPU Peripheral Functions

## - A/D converter (ADC)

The MSM64167E has a 4-channel input dual-slope type A/D converter. In dual-slope A/D conversion, the relationship between integral voltage and time is given by:
$\mathrm{Vin} / \mathrm{Vr}=\mathrm{t} 1 / \mathrm{t} 2$
where,
t 1 = given time for which an analog input voltage is integrated
$\mathrm{Vr}=$ reference voltage
Vin = voltage resulted from charging for t 1
$\mathrm{t} 2=$ time required to discharge the voltage, from Vr to Vin
From the above equation, Vin is found.
The range of Vin is $-0.8 \pm 0.4 \mathrm{~V}$. The A/D converter resolution time is programmable. The A/ D converter has a preamplifier for amplifying a microvoltage. It is suited to applications such as thermometers, pressure gauges, and hygrometers.

## - LCD driver (LCD)

The MSM64167E has a built-in LCD driver for 31 outputs.
The LCD driver consists of $31 \times 4$-bit display registers (DSPR0-30), the Display Control Register (DSPCON), a 31-output LCD driver circuit, and a bias generation circuit (BIAS).
There are three types of driving methods: $1 / 4$ duty, $1 / 3$ duty and $1 / 2$ duty. Software selects the duty mode.
A mask option can select either a common driver or a segment driver for each LCD driver pin. A mask option can also specify assignment of each bit of the display register to each segment. All the display registers must be selected by a mask option.
L0 to L7 of the LCD driver can be configured to be output ports by a mask option.
The relationship between the duty, the bias method, and the maximum segment number follows:
$1 / 4$ duty $1 / 3$ bias method ------- 108 segments
$1 / 3$ duty $1 / 3$ bias method ------- 84 segments
$1 / 2$ duty $1 / 2$ bias method ------- 58 segments

## - Port (P0, P1, P2)

The MSM64167E has three input-output ports (P0, P1, P2) with 4 bits each. Each bit of the ports can be configured to be (1) an input or output, (2) pull-up/pull-down resistor input or high impedance input, and (3) NMOS open drain output or CMOS output. A change in the input level of each pin of P 0 and P 1 generates an external interrupt 0 request, and a change in the input level of each pin of P 2 generates an external interrupt 1 request.
The serial port function and the timer function are assigned as the secondary functions.

## - Buzzer driver (BD)

The MSM64167E has a built-in buzzer driver with 2 buzzer output frequencies and 4 buzzer output modes. Each buzzer output is selected by the Buzzer Control Register (BDCON) and the Buzzer Frequency Control Register (BFCON).

## - Serial port (SIOP)

The MSM64167E has a serial port (SIOP). The serial port is a synchronous/asynchronous selectable serial communication port. The transmitsection and the receive section are independent of each other, which allows simultaneous operation of transmission and receiving.

## - Watchdog timer (WDT)

The MSM64167E has a built-in watchdog timer to detect CPU malfunction. The watchdog timer is composed of a 6-bit watchdog timer counter (WDTC) to count a 16 Hz output and a watchdog timer control register (WDTCON) to reset WDTC.

## - Timer (TM)

The MSM64167E contains a 16-bit timer (TM). The timer has three operation modes: auto-reload mode, capture mode, and clock frequency measuring mode. It counts at 32.768 kHz or 700 kHz or by an external clock. The timer is used for pulse generation, time measurement, etc., and is also used as an A/D conversion counter at A/D conversion and as a baud rate generator at serial communication.

## - Clock generation circuit (2CLK)

The MSM64167E has a clock generation circuit (2CLK) that generates clocks of two types: lowspeed and high-speed. The circuit consists of a 32.768 kHz crystal oscillation circuit, a 700 kHz RC oscillation circuit, and a clock control section. This circuit generates the system clock (CLK), crystal oscillation clock ( 32.768 kHz ), and RC oscillation clock ( 700 kHz ).
The system clock is the basic operation clock of the CPU, and the crystal oscillation clock is the basic operation clock of the time-base counter and the buzzer driver. The crystal oscillation clock and RC oscillation clock are supplied to the timer to become a timer clock.
The system clock frequency is switched between 32.768 kHz (output of the crystal oscillation circuit) and 700 kHz (output of the RC oscillation circuit) based on the contents of the frequency control register (FCON).

Note: The oscillation frequency of the RC oscillation circuit varies depending on the value of external resistor ( $\mathrm{R}_{\mathrm{OS}}$ ), operating voltage ( $\mathrm{V}_{\mathrm{SS} 2}$ ), and ambient temperature ( Ta ).

## - Time base counter (TBC)

The MSM64167E has a built-in time base counter (TBC) that generates clocks to be supplied to internal peripheral circuits. The time base counter is composed of 15 binary counters. The count clock of the time base is driven by the oscillation clock ( 32.768 kHz ) of the crystal oscillation circuit. The output of the time base counter is used for the buzzer driver, the system reset circuit, the timer, the watchdog timer, the time base interrupt, the sampling clocks of each port, and the LCD driver.

## - Interrupt (INTC)

The MSM64167E has ten interrupt sources (10 vector addresses), of which two are external interrupts from ports and eight are internal interrupts.
Of the ten interrupt sources, only the watchdog interrupt cannot be disabled (non-maskable interrupt). The other nine interrupts are controlled by the master interrupt enable flag (MI) and the interrupt enable registers (IE0, IE1, and IE2). When an interrupt condition is met, the CPU branches to a vector address corresponding to the interrupt source.


PACKAGE DIMENSIONS
(Unit : mm)


Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).
(Unit : mm)
TQFP80-P-1212-0.50-K


Notes for Mounting the Surface Mount Type Package
The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 1999 Oki Electric Industry Co., Ltd.

