## OKI Semiconductor MSC1212-01

#### 48-Bit Grid/Anode Driver

#### **GENERAL DESCRIPTION**


The MSC1212-01 is a driver IC for VFD implemented in BiCMOS technology. The circuit consists of a 48-bit shift register and a 48-bit latch; they control display data, which is output from the display drivers.

Since a 64-pin plastic QFP package is used, the display unit size can be reduced.


#### FEATURES

<ul> <li>Logic supply voltage (V<sub>CC</sub>)</li> <li>Driver supply voltage (V<sub>DISP</sub>)</li> <li>Operating temperature range</li> <li>Driver output current</li> </ul>	:	4.5 to 5.5 V 8 to 18 V -40 to +105°C $I_{O2-1} = -6$ mA (for only one driver on state) $I_{O2-2} = -50$ mA (total current for all drivers on state) $I_{O2-3} = 0.2$ mA
• Built-in 48-bit output Driver (with latch)		
• Built-in 48-bit shift register		
• Clock frequency	:	0.5 MHz
Package:		
64-pin plastic QFP (QFP64-P-1414-0.80-F	ЗK	) (Product name: MSC1212-01GS-BK)

#### **BLOCK DIAGRAM**



### PIN CONFIGURATION (TOP VIEW)




NC: No-connection pin


64-Pin Plastic QFP

#### INPUT AND OUTPUT CONFIGURATION


• Schematic Diagrams of Logic Portion Input Circuit




• Schematic Diagrams of Logic Portion Input Circuit (Pull-up) • Schematic Diagrams of Logic Portion Input Circuit (Pull-down)



• Schematic Diagrams of Logic Portion Output • Schematic Diagrams of Driver Output Circuit Circuit





#### **PIN DESCRIPTION**

Function	Pin	Symbol	Description
	1 to 17	HV01	Driver output ning, applicable to each hit of chift
Driver Output	32 to 48	to	Driver output pins, applicable to each bit of shift register.
	50 to 63	HVO48	
Driver Dower Cumby	10.00	N/	Power supply pins for driver circuit. Both Pin 19
Driver Power Supply	19, 30	V <sub>DISP</sub>	and 30 should be connected externally.
Logic Power Supply	27	V <sub>CC</sub>	Power supply pin for logic.
Driver GND	20, 29	D-GND	GND pins for the driver circuit.
	20, 29	D-GND	Both Pin 20 and 29 should be connected external
Logic GND	21	L-GND	GND pin for the logic circuit.
			Input pin without pull-up or pull-down resistor.
Data Input	22	DIN	Input pin of shift register. Display data input is
			synchronized with clock signal. (positive logic)
			Input pin without pull-up or pull-down resistor.
Clock Input	23	CLK	Data of shift register is shifted from one stage to
			the next on application of each clock rising edge.
			Input pin without pull-up or pull-down resistor.
Latch Strobe Input	24	LS	When LS is at "H" level, the latch is shunted and the
			shift register output becomes the lacth output.
			When LS is at "L" level, the lacth holds the shift
			register output just bafore LS goes to "L" level.
			Clear input pin with pull-up resistor. Normally "L"
Clear Input	25	CL	level. In this condition, driver output changes to "
Clear Input	20	UL	or "L" according to latch output level. When CL is
			"H", all driver output pins are fixed to "L".
			Test input pin with pull-down resistor. Normally "L
			level, but here, if CL="H", then driver output chang
Test Input	26	CHG	to "H" or "L" according to latch output level.
			If CL = "L" when CHG is at "H" level, all driver output
			is fixed to "H" for test.
Data Output	28	DOUT	Serial output pin of shift register.

ABSOLUTE	MAXIMUM	RATINGS
----------	---------	---------

Parameter		Symbol	Condition	Rating	Unit	
Logic Supply Voltage *1		V <sub>CC</sub>	—	-0.3 to +6.5	V	
Driver Supply Voltage	*1, *2	V <sub>DISP</sub>	—	-0.3 to +20	V	
Input Voltage	*1	V <sub>IN</sub>	Applicable to all input pins	-0.3 to V <sub>CC</sub> +0.3	V	
Data Output Voltage	*1	V <sub>01</sub>	Applicable to data output pin	-0.3 to V <sub>CC</sub> +0.3	V	
Driver Output Voltage	*1	V <sub>02</sub>	Applicable to driver output pin	-0.3 to V <sub>DISP</sub> +0.3	V	
Power Dissipation		PD	Ta ≤ 25°C	1.0	W	
Thermal Resistance	*3	R <sub>j-a</sub>	_	120	°C/W	
Storage Temperature		T <sub>STG</sub>	—	-55 to +150	۵°	

\*1 Maximum supply voltage with respect to L-GND and D-GND

\*2 Catastrophic breakdown may occur if the applied voltage is more than the rating.

\*3 Thermal resistance of package (between junction and atmosphere)

The junction temperature  $(T_j)$  given by the following formula should not exceed 150°C.

 $T_j = P \times R_{j-a} + Ta$  (P is the maximum power dissipation)

#### **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Condition	Min.	Max.	Unit
Logic Supply Voltage	V <sub>CC</sub>	Applicable to logic supply voltage pin	4.5	5.5	V
Driver Supply Voltage	VDISP	Applicable to driver supply voltage pin	8	18	V
High Level Input Voltage	VIH	Applicable to all input pins	0.8 V <sub>CC</sub>	_	V
Low Level Input Voltage	VIL	Applicable to all input pins	—	0.2 V <sub>CC</sub>	V
Logic Output Current	I <sub>01</sub>	Applicable to DOUT pin	-0.1	0.1	mA
Driver High Level Output Current	I <sub>02-1</sub>	Only one driver is ON state	—	-6	mA
	l02-2	Total current at all driver outputs are ON state	—	-50	mA
Driver Low Level Output Current	I <sub>02-3</sub>	Applicable to all driver output pins	—	0.2	mA
CLK Frequency	f <sub>CLK</sub>	See Timing Diagram	_	0.5	MHz
Data Setup Time	t <sub>DS</sub>	See Timing Diagram	400		ns
Data Hold Time	t <sub>DH</sub>	See Timing Diagram	300		ns
LS Pulse Width	t <sub>WLS</sub>	See Timing Diagram	125	—	ns
CHG Pulse Width	t <sub>WCHG</sub>	See Timing Diagram	10		μs
CL Pulse Width	t <sub>WCL</sub>	See Timing Diagram	10		μs
CLK Pulse Width	twclk	See Timing Diagram	500	_	ns
CLK-LS Delay Time	t <sub>DCLK-LS</sub>	See Timing Diagram	525	_	ns
LS-CLK Delay Time	t <sub>DLS-CLK</sub>	See Timing Diagram	0		ns
LS-CHG Delay Time	t <sub>DLS-CHG</sub>	See Timing Diagram	0		ns
LS-CL Delay Time	t <sub>DLS-CL</sub>	See Timing Diagram	0		ns
Operating Temperature	T <sub>op</sub>	_	-40	105	°C

#### **ELECTRICAL CHARACTERISTICS**

#### **DC** Characteristics

			$(V_{CC} = 4.5 \text{ to } 5.5 \text{ V}, \text{V}_{D})$	<sub>ISP</sub> = 8 to	18 V, Ta	= -40 to	+105°C)
Parameter	Symbol		Min.	Тур.	Max.	Unit	
Logic Power Supply	I <sub>CC1</sub>	N I I	f <sub>CLK</sub> = 0 Hz	_	2	4	
Current	I <sub>CC2</sub>	No Load	f <sub>CLK</sub> = 0.5 MHz		4	6	mA
Driver Power Supply Current	I <sub>DISP</sub>	No Load		—	_	5	μA
High Level Input	VP	All input pins	V <sub>CC</sub> = 4.5 V	2.4	2.75	_	V
Threshold Voltage	V V	All iliput pills	V <sub>CC</sub> = 5.5 V	2.9	3.25	_	V
Low Level Input	V.	All input pins	V <sub>CC</sub> = 4.5 V	_	1.75	2.1	V
Threshold Voltage	V <sub>N</sub>	All lliput pills	V <sub>CC</sub> = 5.5 V		2.25	2.6	V
Hysteresis Voltage	V <sub>H</sub>	All input pins		0.3	1	_	V
High Level Input	I <sub>IH1</sub>	V - V-	CHG pin	100		600	μA
Current	I <sub>IH2</sub>	$V_I = V_{CC}$	Input pins except CHG pin	-1		1	μA
Low Level Input	I <sub>IL1</sub>	$V_I = 0V$	CL pin	-600		-100	μA
Current	I <sub>IL2</sub>	v] = 0v	Input pins except CL pin	-1		1	μA
High Level Data Output Current	I <sub>OH1</sub>	V <sub>CC</sub> -V <sub>OH1</sub> = 1.0	V <sub>CC</sub> -V <sub>OH1</sub> = 1.0 V			_	mA
Low Level Data Output Current	I <sub>OL1</sub>	V <sub>0L1</sub> = 1.0 V		0.1	_	_	mA
Driver High Level Output Current	I <sub>OH2</sub>	Only one drive V <sub>DISP</sub> –V <sub>OH2</sub> = 1	-6	_	_	mA	
Driver Low Level Output Current	I <sub>OL2</sub>	V <sub>0L2</sub> = 1.0 V	0.2			mA	
Voltage Difference Between GND Pins	V <sub>GND</sub>	Voltage differe D-GND and L-0	-0.1	0	0.1	V	

\*1 Pin D-GND and Pin L-GND are not connected internally.

Therefore, set the voltage between D-GND and L-GND at the same level by connecting both pins externally.


#### **AC Characteristics**

		$(V_{CC} = 4.5 \ 10 \ 5.5 \ V, \ V_{D}$	SP = 0 U	lo v, la	= -40 10	+105-0)
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
CLK-Dout Delay Time	t <sub>PD</sub>	See Timing Diagram	0.3	—	1.6	μs
Delay Time Low $ ightarrow$ High	t <sub>DLH</sub>	See Timing Diagram	—	1.0	2.0	μs
Transit Time Low $\rightarrow$ High	t <sub>TLH</sub>	See Timing Diagram		2.0	5.0	μs
Delay Time High $\rightarrow$ Low	t <sub>DHL</sub>	See Timing Diagram		1.0	2.0	μs
Transit Time High $\rightarrow$ Low	t <sub>THL</sub>	See Timing Diagram	_	2.0	5.0	μs

 $(V_{cc} - 4.5 \text{ to } 5.5 \text{ V})$   $V_{cvc} - 8 \text{ to } 18 \text{ V}$   $T_{a} - -40 \text{ to } +105^{\circ}\text{C}$ 



# TIMING DIAGRAM



#### FUNCTIONAL DESCRIPTION


#### **Function Table**

-									
CLOCK	DIN	P01 P02	P03	P04 .		P046	P047	P048	DOUT
	Н	H P01	k PO2k	P03k .		P045k	PO46k	P047k	P047k
	L	L P01	k PO2k	P03k .		P045k	P047k	P047k	P047k
					_				
CL	CHG	LS	POn	HVOn					
Н	Х	Х	Х	L	-				
L	Н	Х	Х	Н	-				
L	L	Н	Н	Н	•				
L	L	Н	L	L	-				
L	L	L	Х	NC	-				
	-			-	-				

L: Low Level, H: High Level, X: Don't Care, NC: No Change

#### PACKAGE DIMENSIONS

(Unit : mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

#### **NOTICE**

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.