


# PROXIMITY/AMBIENT LIGHT SENSOR IC WITH I2C INTERFACE

#### **Features**

- QuickSense<sup>TM</sup> integrated infrared proximity detector
  - Proximity detection adjustable from under 1 cm to over 50 cm
  - Three independent LED drivers
  - 15 current settings from 5.6 mA to 360 mA for each LED driver
  - 25.6 µs LED driver pulse width
  - 50 cm proximity range with single pulse (<3 klx)</li>
  - 15 cm proximity range with single pulse (>3 klx)
  - Operates at up to 128 klx (direct sunlight)
  - High reflectance sensitivity
     1 µW/cm<sup>2</sup>
  - High EMI immunity without shielded packaging
- QuickSense<sup>™</sup> integrated ambient light sensor
  - 100 mlx resolution possible, allowing operation under dark glass
  - 1 to 128 klx dynamic range possible across two ADC range settings

- Accurate lux measurements with IR correction algorithm
- 25.6 µs LED "on" time keeps total power consumption duty cycle low without compromising performance or noise immunity
- Industry's lowest power consumption
  - 1.71 to 3.6 V supply voltage
  - 9 µA average current (LED pulsed 25.6 µs every 800 ms at 180 mA plus 3 µA Si114x supply)
  - < 500 nA standby current
  - Internal and external wake support
  - Built-in voltage supply monitor and power-on reset controller
- Serial communications
  - Up to 3.4 Mbps data rate
  - Slave mode hardware address decoding
- Small-outline 10-lead 2x2 mm QFN
- Temperature Range
  - -40 to +85 °C



#### **Applications**


- Handsets
- E-book readers
- Notebooks/Netbooks
- Portable consumer electronics
- Audio products
- Security panels
- Tamper detection circuits
- Dispensers

- Valve controls
- Smoke detectors
- Touchless switches
- Touchless sliders
- Occupancy sensors
- Consumer electronics
- Industrial automation
- Display backlighting control
- Photo-interrupters

### **Description**

The Si1141/42/43 is a low-power, reflectance-based, infrared proximity and ambient light sensor with  $\rm I^2C$  digital interface and programmable-event interrupt output. This touchless sensor IC includes an analog-to-digital converter, integrated high-sensitivity visible and infrared photodiodes, digital signal processor, and one, two, or three integrated infrared LED drivers with fifteen selectable drive levels. The Si1141/42/43 offers excellent performance under a wide dynamic range and a variety of light sources including direct sunlight. The Si1141/42/43 can also work under dark glass covers. The photodiode response and associated digital conversion circuitry provide excellent immunity to artificial light flicker noise and natural light flutter noise. With two or more LEDs, the Si1142/43 is capable of supporting multiple-axis proximity motion detection. The Si1141/42/43 devices are provided in a 10-lead 2x2 mm QFN package and are capable of operation from 1.71 to 3.6 V over the  $\rm -40$  to  $\rm +85~^{\circ}C$  temperature range.

### **Functional Block Diagram**



1. Si1142 and Si1143 only 2. Si1143 only.




Figure 1. Si1141 Basic Application




Figure 2. Si1143 Application with Three LEDs and Separate LED Power Supply

Note: For more application examples, refer to "AN498: irLED Selection Guide for Si114x Proximity Applications".

Rev. 1.3

# TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	
1.1. Performance Tables	
1.2. Typical Performance Graphs	
2. Functional Description	
2.1. Introduction	
2.2. Proximity Sensing (PS)	
2.3. Ambient Light	
2.4. Host Interface	
3. Operational Modes	
3.1. Off Mode	
3.2. Initialization Mode	
3.3. Standby Mode	
3.4. Forced Conversion Mode	
3.5. Autonomous Operation Mode	
4. Programming Guide	
4.1. Command and Response Structure	
4.2. Command Protocol	
4.3. Resource Summary	
4.4. Signal Path Software Model	
4.5. I2C Registers	
4.6. Parameter RAM	
5. Pin Descriptions	
6. Ordering Guide	
7. Package Outline: 10-Pin QFN	
8. Suggested PCB Land Pattern	
Document Change List	
Contact Information	

1. Electrical Specifications

### 1.1. Performance Tables

**Table 1. Recommended Operating Conditions** 

Parameter	Symbol	Condition	Min	Тур	Max	Unit
V <sub>DD</sub> Supply Voltage	$V_{DD}$		1.71		3.6	V
V <sub>DD</sub> OFF Supply Voltage	V <sub>DD_OFF</sub>	OFF mode	-0.3		1.0	V
V <sub>DD</sub> Supply Ripple Voltage		V <sub>DD</sub> = 3.3 V 1 kHz–10 MHz	_	_	50	mVpp
Operating Temperature	Т		-40	25	85	°C
SCL, SDA, Input High Logic Voltage	I <sup>2</sup> C <sub>VIH</sub>		V <sub>DD</sub> x0.7	_	V <sub>DD</sub>	V
SCL, SDA Input Low Logic Voltage	I <sup>2</sup> C <sub>VIL</sub>		0	_	V <sub>DD</sub> x0.3	V
PS Operation under Direct Sunlight	Edc		_	_	128	klx
IrLED Emission Wavelength	I		750	850	950	nm
IrLED Supply Voltage	VLED	IrLED V <sub>F</sub> = 1.0 V nominal	V <sub>DD</sub>	_	4.3	V
IrLED Supply Ripple Voltage		Applies if IrLEDs use separate supply rail 0–30 kHz 30 kHz–100 MHz		<u> </u>	250 100	mVpp mVpp
Start-Up Time		V <sub>DD</sub> above 1.71 V	25	_	_	ms
LED3 Voltage		Start-up	V <sub>DD</sub> x0.77	_	_	V

### Table 2. Performance Characteristics<sup>1</sup>

Parameter	Symbol	Condition		Тур	Max	Unit
I <sub>DD</sub> OFF Mode	I <sub>off</sub>	V <sub>DD</sub> < V <sub>DD_OFF</sub> (leakage from SCL, SDA, and INT not included)	_	240	1000	nA
I <sub>DD</sub> Standby Mode	I <sub>sb</sub>	No ALS / PS Conversions No $I^2$ C Activity $V_{DD} = 1.8 \text{ V}$		150	500	nA

### Notes:

- 1. Unless specifically stated in "Conditions", electrical data assumes ambient light levels < 1 klx.
- 2. Proximity-detection performance may be degraded, especially when there is high optical crosstalk, if the LED supply and voltage drop allow the driver to saturate and current regulation is lost.
- 3. Guaranteed by design and characterization.
- **4.** Represents the time during which the device is drawing a current equal to I<sub>active</sub> for power estimation purposes. Assumes default settings.

Table 2. Performance Characteristics<sup>1</sup> (Continued)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
I <sub>DD</sub> Standby Mode	I <sub>sb</sub>	No ALS / PS Conversions No I <sup>2</sup> C Activity $V_{DD} = 3.3 \text{ V}$	_	1.4	_	μА
I <sub>DD</sub> Actively Measuring	I <sub>active</sub>	Without LED influence, $V_{DD} = 3.3 \text{ V}$	_	4.3	5.5	mA
Peak IDD while LED1, LED2, or LED3 is Actively Driven		V <sub>DD</sub> = 3.3 V	_	8	_	mA
LED Driver Saturation Voltage <sup>2,3</sup>		Vdd=1.71 to 3.6 V PS_LEDn=0001 PS_LEDn=0010 PS_LEDn=0101 PS_LEDn=0100 PS_LEDn=0110 PS_LEDn=0111 PS_LEDn=0111 PS_LEDn=1000 PS_LEDn=1010 PS_LEDn=1010 PS_LEDn=1010 PS_LEDn=1011 PS_LEDn=1011 PS_LEDn=11100 PS_LEDn=11100 PS_LEDn=11101	- - - - - - - - - -	50 60 70 80 115 150 185 220 255 290 315 340 360 385	70 105 105 105 450 450 450 450 450 600 600 600	mV
LED1, LED2, LED3 Pulse Width	t <sub>PS</sub>	PS_LEDn=1111	_	410 25.6	30	μs
LED1, LED2, LED3, INT, SCL, SDA Leakage Current		V <sub>DD</sub> = 3.3 V	-1	_	1	μΑ

#### Notes:

- 1. Unless specifically stated in "Conditions", electrical data assumes ambient light levels < 1 klx.
- 2. Proximity-detection performance may be degraded, especially when there is high optical crosstalk, if the LED supply and voltage drop allow the driver to saturate and current regulation is lost.
- **3.** Guaranteed by design and characterization.
- Represents the time during which the device is drawing a current equal to I<sub>active</sub> for power estimation purposes. Assumes default settings.

### Table 2. Performance Characteristics<sup>1</sup> (Continued)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
LED1, LED2, LED3 Active Current	I <sub>LEDx</sub>	$V_{DD} = 3.3 \text{ V, single drive} \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 0001 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 0010 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 0011 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 0100 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 0101 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 0101 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 0110 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 0111 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 1000 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 1001 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 1010 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 1011 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 1100 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 1100 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 1101 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 1101 \\ V_{LEDn} = 1 \text{ V, PS\_LEDn} = 1110 \\ V_{LEDn} = $	3.5 13	5.6 11.2 22.4 45 67 90 112 135 157 180 202 224 269 314	7 — 29 — — — — — — — — — — — — — — — — — — —	mA
		V <sub>LEDn</sub> = 1 V, PS_LEDn = 1111	_	359	_	
Actively Measuring Time <sup>4</sup>		Single PS ALS VIS + ALS IR Two ALS plus three PS	_ _ _	155 285 660	_ _ _	µs µs µs
Visible Photodiode Response		Sunlight ALS_VIS_ADC_GAIN=0 VIS_RANGE=0	_	0.282	_	ADC counts/
		2500K incandescent bulb ALS_VIS_ADC_GAIN=0 VIS_RANGE=0	_	0.319	_	ADC counts/
		"Cool white" fluorescent ALS_VIS_ADC_GAIN=0 VIS_RANGE=0	_	0.146	_	ADC counts/
		Infrared LED (875 nm) ALS_VIS_ADC_GAIN=0 VIS_RANGE=0	_	8.277	—	ADC counts. m <sup>2</sup> /W

6

- 1. Unless specifically stated in "Conditions", electrical data assumes ambient light levels < 1 klx.
- 2. Proximity-detection performance may be degraded, especially when there is high optical crosstalk, if the LED supply and voltage drop allow the driver to saturate and current regulation is lost.
- 3. Guaranteed by design and characterization.
- **4.** Represents the time during which the device is drawing a current equal to  $I_{active}$  for power estimation purposes. Assumes default settings.

Table 2. Performance Characteristics<sup>1</sup> (Continued)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Small Infrared Photodiode Response		Sunlight ALS_IR_ADC_GAIN=0 IR_RANGE=0		2.44	_	ADC counts/
		2500K incandescent bulb ALS_IR_ADC_GAIN=0 IR_RANGE=0	_	8.46	_	ADC counts/
		"Cool white" fluorescent ALS_IR_ADC_GAIN=0 IR_RANGE=0		0.71	_	ADC counts/
		Infrared LED (875 nm) ALS_IR_ADC_GAIN=0 IR_RANGE=0		452.38		ADC counts. m <sup>2</sup> /W
Large Infrared Photodi- ode Response		Sunlight PS_ADC_GAIN=0 PS_RANGE=0 PS_ADC_MODE=0		14.07	_	ADC counts/
		2500K incandescent bulb PS_ADC_GAIN=0 PS_RANGE=0 PS_ADC_MODE=0	ı	50.47	_	ADC counts/ lux
		"Cool white" fluorescent PS_ADC_GAIN=0 PS_RANGE=0 PS_ADC_MODE=0	_	3.97	_	ADC counts/ lux
		Infrared LED (875 nm) PS_ADC_GAIN=0 PS_RANGE=0 PS_ADC_MODE=0		2734		ADC counts. m <sup>2</sup> /W
Visible Photodiode Noise		All gain settings	_	7	_	ADC counts RMS
Small Infrared Photodiode Noise		All gain settings		1		ADC counts RMS

#### Notes

- 1. Unless specifically stated in "Conditions", electrical data assumes ambient light levels < 1 klx.
- 2. Proximity-detection performance may be degraded, especially when there is high optical crosstalk, if the LED supply and voltage drop allow the driver to saturate and current regulation is lost.
- **3.** Guaranteed by design and characterization.
- **4.** Represents the time during which the device is drawing a current equal to I<sub>active</sub> for power estimation purposes. Assumes default settings.

## Table 2. Performance Characteristics<sup>1</sup> (Continued)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Large Infrared Photodi- ode Noise		All gain settings	_	10	_	ADC counts RMS
Visible Photodiode Offset Drift		VIS_RANGE=0  ALS_VIS_ADC_GAIN=0  ALS_VIS_ADC_GAIN=1  ALS_VIS_ADC_GAIN=2  ALS_VIS_ADC_GAIN=3  ALS_VIS_ADC_GAIN=4  ALS_VIS_ADC_GAIN=5  ALS_VIS_ADC_GAIN=6  ALS_VIS_ADC_GAIN=7	_	-0.3 -0.11 -0.06 -0.03 -0.01 -0.008 -0.007 -0.008	_	ADC counts/ °C
Small Infrared Photodiode Offset Drift		IR_RANGE=0 IR_GAIN=0 IR_GAIN=1 IR_GAIN=2 IR_GAIN=3	_	-0.3 -0.06 -0.03 -0.01	_	ADC counts/
SCL, SDA, INT Output Low Voltage	V <sub>OL</sub>	$I = 4 \text{ mA}, V_{DD} > 2.0 \text{ V}$ $I = 4 \text{ mA}, V_{DD} < 2.0 \text{ V}$	_	_	V <sub>DD</sub> x0. 2 0.4	V V
Temperature Sensor Offset		25 °C	_	11136	_	ADC counts
Temperature Sensor Gain			_	35	_	ADC counts/

### Notes:

- 1. Unless specifically stated in "Conditions", electrical data assumes ambient light levels < 1 klx.
- 2. Proximity-detection performance may be degraded, especially when there is high optical crosstalk, if the LED supply and voltage drop allow the driver to saturate and current regulation is lost.
- 3. Guaranteed by design and characterization.
- **4.** Represents the time during which the device is drawing a current equal to I<sub>active</sub> for power estimation purposes. Assumes default settings.

8

Table 3. I<sup>2</sup>C Timing Specifications

Parameter	Symbol	Min	Тур	Max	Unit
Clock Frequency	f <sub>SCL</sub>	_	_	3.4	MHz
Clock Pulse Width Low	t <sub>LOW</sub>	160	_	_	ns
Clock Pulse Width High	t <sub>HIGH</sub>	60	_	_	ns
Rise Time	t <sub>R</sub>	10	_	40	ns
Fall Time	t <sub>F</sub>	10	_	40	ns
Start Condition Hold Time	t <sub>HD.STA</sub>	160	_	_	ns
Start Condition Setup Time	t <sub>SU.STA</sub>	160	_	_	ns
Input Data Setup Time	t <sub>SU.DAT</sub>	10	_	_	ns
Input Data Hold Time	t <sub>HD.DAT</sub>	0	_	_	ns
Stop Condition Setup Time	t <sub>SU.STO</sub>	160	_	_	ns

### **Table 4. Absolute Maximum Limits**

Parameter	Condition	Min	Тур	Max	Unit
V <sub>DD</sub> Supply Voltage		-0.3	_	4	<b>V</b>
Operating Temperature		-40	_	85	°C
Storage Temperature		-65	_	85	°C
LED1, LED2, LED3 Voltage	at V <sub>DD</sub> = 0 V, T <sub>A</sub> < 85 °C	-0.5	_	3.6	V
INT, SCL, SDA Voltage	at V <sub>DD</sub> = 0 V, T <sub>A</sub> < 85 °C	-0.5	_	3.6	V
Maximum total current through LED1, LED2 and LED3		_	_	500	mA
Maximum total current through GND		_	_	600	mA
ESD Rating	Human Body Model Machine Model Charged-Device Model	_ _ _	_ _ _	2 225 2	kV V kV

### 1.2. Typical Performance Graphs




Figure 3. Proximity response using Kodak gray cards, PS\_RANGE=0, PS\_ADC\_GAIN=0 (single 25.6μs LED pulse), ± 22°LED view angle, 850 nm, 22.5 mW/sr, no overlay, 5 mm LED center to Si114x center




Figure 4. ALS variability with different light sources




Figure 5. View angle, large photodiode rotated around the pin-5/pin-10 ("vertical") axis




Figure 6. View angle, large photodiode rotated around "horizontal" axis and small photodiode rotated around either axis

## 2. Functional Description

### 2.1. Introduction

The Si1141/42/43 is an active optical reflectance proximity detector and ambient light sensor whose operational state is controlled through registers accessible through the I<sup>2</sup>C interface. The host can command the Si1141/42/43 to initiate on-demand proximity detection or ambient light sensing. The host can also place the Si1141/42/43 in an autonomous operational state where it performs measurements at set intervals and interrupts the host either after each measurement is completed or whenever a set threshold has been crossed. This results in an overall system power saving allowing the host controller to operate longer in its sleep state instead of polling the Si1141/42/43. For more details, refer to "AN498: Designer's Guide for the Si114x".

### 2.2. Proximity Sensing (PS)

The Si1141/42/43 has been optimized for use as either a dual-port or single-port active reflection proximity detector. Over distances of less than 50 cm, the dual-port active reflection proximity detector has significant advantages over single-port, motion-based infrared systems, which are only good for triggered events. Motion-based infrared detectors identify objects within proximity, but only if they are moving. Single-port motion-based infrared systems are ambiguous about stationary objects even if they are within the proximity field. The Si1141/42/43 can reliably detect an object entering or exiting a specified proximity field, even if the object is not moving or is moving very slowly. However, beyond about 30–50 cm, even with good optical isolation, single-port signal processing may be required due to static reflections from nearby objects, such as table tops, walls, etc. If motion detection is acceptable, the Si1141/42/43 can achieve ranges of up to 50 cm, through a single product window.

For small objects, the drop in reflectance is as much as the fourth power of the distance. This means that there is less range ambiguity than with passive motion-based devices. For example, a sixteenfold change in an object's reflectance means only a fifty-percent drop in detection range.

The Si1143 can drive three separate infrared LEDs. When the three infrared LEDs are placed in an L-shaped configuration, it is possible to triangulate an object within the three-dimensional proximity field. Thus, a touchless user interface can be implemented with the aid of host software.

The Si1141/42/43 can initiate proximity sense measurements when explicitly commanded by the host or periodically through an autonomous process. Refer to "3. Operational Modes" on page 17 for additional details of the Si1141/42/43's Operational Modes.

Whenever it is time to make a PS measurement, the Si1141/42/43 makes up to three measurements, depending on what is enabled in the CHLIST parameter. Other ADC parameters for these measurements can also be modified to allow proper operation under different ambient light conditions.

The LED choice is programmable for each of these three measurements. By default, each measurement turns on a single LED driver. However, the order of measurements can be easily reversed or even have all LEDs turned on at the same time. Optionally, each proximity measurement can be compared against a host-programmable threshold. With threshold settings for each PS channel, it is also possible for the Si1141/42/43 to notify the host whenever the threshold has been crossed. This reduces the number of interrupts to the host, aiding in efficient software algorithms.

The Si1141/42/43 can also generate an interrupt after a complete set of proximity measurements, ignoring any threshold settings.

To support different power usage cases dynamically, the infrared LED current of each output is independently programmable. The current can be programmed anywhere from a few to several hundred milliamps. Therefore, the host can optimize for proximity detection performance or for power saving dynamically. This feature can be useful since it allows the host to reduce the LED current once an object has entered a proximity sphere, and the object can still be tracked at a lower current setting. Finally, the flexible current settings make it possible to control the infrared LED currents with a controlled current sink, resulting in higher precision.

The ADC properties are programmable. For indoor operation, the ADC should be configured for low signal range for best reflectance sensitivity. When under high ambient conditions, the ADC should be configured for high signal level range operation.

When operating in the lower signal range, it is possible to saturate the ADC when the ambient light level is high. Any overflow condition is reported in the RESPONSE register, and the corresponding data registers report a value of 0xFFFF. The host can then adjust the ADC sensitivity. Note however that the overflow condition is not sticky. If the light levels return to a range within the capabilities of the ADC, the corresponding data registers begin to operate normally. However, the RESPONSE register will continue to hold the overflow condition until a NOP command is received. Even if the RESPONSE register has an overflow condition, commands are still accepted and processed.

Proximity detection ranges beyond 50 cm and up to several meters can be achieved without lensing by selecting a longer integration time. The detection range may be increased further, even with high ambient light, by averaging multiple measurements. Refer to "AN498: Designer's Guide for the Si114x" for more details.

### 2.3. Ambient Light

The Si1141/42/43 has photodiodes capable of measuring both visible and infrared light. However, the visible photodiode is also influenced by infrared light. The measurement of illuminance requires the same spectral response as the human eye. If an accurate lux measurement is desired, the extra IR response of the visible-light photodiode must be compensated. Therefore, to allow the host to make corrections to the infrared light's influence, the Si1141/42/43 reports the infrared light measurement on a separate channel. The separate visible and IR photodiodes lend themselves to a variety of algorithmic solutions. The host can then take these two measurements and run an algorithm to derive an equivalent lux level as perceived by a human eye. Having the IR correction algorithm running in the host allows for the most flexibility in adjusting for system-dependent variables. For example, if the glass used in the system blocks visible light more than infrared light, the IR correction needs to be adjusted.

If the host is not making any infrared corrections, the infrared measurement can be turned off in the CHLIST parameter.

By default, the measurement parameters are optimized for indoor ambient light levels where it is possible to detect light levels as low as 6 lx. For operation under direct sunlight, the ADC can be programmed to operate in a high signal operation so that it is possible to measure direct sunlight without overflowing the 16-bit result.

For low-light applications, it is possible to increase the ADC integration time. Normally, the integration time is 25.6 µs. By increasing this integration time to 410 µs, the ADC can detect light levels as low as 1 lx. The ADC can be programmed with an integration time as high as 3.28 ms, allowing measurement to 100 mlx light levels. The ADC integration time for the Visible Light Ambient measurement can be programmed independently of the ADC integration time of the Infrared Light Ambient measurement. The independent ADC parameters allow operation under glass covers having a higher transmittance to Infrared Light than Visible Light.

When operating in the lower signal range, or when the integration time is increased, it is possible to saturate the ADC when the ambient light suddenly increases. Any overflow condition is reported in the RESPONSE register, and the corresponding data registers report a value of 0xFFF. Based on either of these two overflow indicators, the host can adjust the ADC sensitivity. However, the overflow condition is not sticky. If the light levels return to a range within the capabilities of the ADC, the corresponding data registers begin to operate normally. The RESPONSE register will continue to hold the overflow condition until a NOP command is received. Even if the RESPONSE register has an overflow condition, commands are still accepted and processed.

The Si1141/42/43 can initiate ALS measurements either when explicitly commanded by the host or periodically through an autonomous process. Refer to "3. Operational Modes" on page 17 for additional details of the Si1141/42/43's Operational Modes. The conversion frequency setting is programmable and independent of the Proximity Sensor. This allows the Proximity Sensor and Ambient Light sensor to operate at different conversion rates, increasing host control over the Si1141/42/43.

When operating autonomously, the ALS has a slightly different interrupt structure compared to the Proximity Sensor. An interrupt can be generated to the host on every sample, or when the ambient light has changed.

The "Ambient Light Changed" interrupt is accomplished through two thresholds working together to implement a window. As long as the ambient light stays within the window defined by the two thresholds, the host is not interrupted. When the ambient light changes and either threshold is crossed, an interrupt is sent to the host, thereby allowing the host notification that the ambient light has changed. This can be used by the host to trigger a recalculation of the lux values.

The window can be applied to either the Visible Ambient Measurement, or the Infrared Ambient Measurement, but not both. However, monitoring the ambient change in either channel should allow notification that the ambient light level has changed.




Figure 7. Photodiode Spectral Response to Visible and Infrared Light (Indicative)

### 2.4. Host Interface

The host interface to the Si1141/42/43 consists of three pins:

- SCL
- SDA
- INT

SCL and SDA are standard open-drain pins as required for I<sup>2</sup>C operation.

The Si1141/42/43 asserts the INT pin to interrupt the host processor. The INT pin is an open-drain output. A pull-up resistor is needed for proper operation. As an open-drain output, it can be shared with other open-drain interrupt sources in the system.

For proper operation, the Si1141/42/43 is expected to fully complete its Initialization Mode prior to any activity on the I<sup>2</sup>C.

The INT, SCL, and SDA pins are designed so that it is possible for the Si1141/42/43 to enter the Off Mode by software command without interfering with normal operation of other I<sup>2</sup>C devices on the bus.

The Si1141/42/43 I<sup>2</sup>C slave address is 0x5A. The Si1141/42/43 also responds to the global address (0x00) and the global reset command (0x06). Only 7-bit I<sup>2</sup>C addressing is supported; 10-bit I<sup>2</sup>C addressing is not supported.

Conceptually, the I<sup>2</sup>C interface allows access to the Si1141/42/43 internal registers. Table 15 on page 28 is a summary of these registers.

An I<sup>2</sup>C write access always begins with a start (or restart) condition. The first byte after the start condition is the I<sup>2</sup>C address and a read-write bit. The second byte specifies the starting address of the Si1141/42/43 internal register. Subsequent bytes are written to the Si1141/42/43 internal register sequentially until a stop condition is

encountered. An  $I^2C$  write access with only two bytes is typically used to set up the Si1141/42/43 internal address in preparation for an  $I^2C$  read.

The  $I^2C$  read access, like the  $I^2C$  write access, begins with a start or restart condition. In an  $I^2C$  read, the  $I^2C$  master then continues to clock SCK to allow the Si1141/42/43 to drive the  $I^2C$  with the internal register contents.

The Si1141/42/43 also supports burst reads and burst writes. The burst read is useful in collecting contiguous, sequential registers. The Si1141/42/43 register map was designed to optimize for burst reads for interrupt handlers, and the burst writes are designed to facilitate rapid programming of commonly used fields, such as thresholds registers.

The internal register address is a six-bit (bit 5 to bit 0) plus an Autoincrement Disable (on bit 6). The Autoincrement Disable is turned off by default. Disabling the autoincrementing feature allows the host to poll any single internal register repeatedly without having to keep updating the Si1141/42/43 internal address every time the register is read.

It is recommended that the host should read PS or ALS measurements (in the I<sup>2</sup>C Register Map) when the Si1141/42/43 asserts INT. Although the host can read any of the Si1141/42/43's I<sup>2</sup>C registers at any time, care must be taken when reading 2-byte measurements outside the context of an interrupt handler. The host could be reading part of the 2-byte measurement when the internal sequencer is updating that same measurement coincidentally. When this happens, the host could be reading a hybrid 2-byte quantity whose high byte and low byte are parts of different samples. If the host must read these 2-byte registers outside the context of an interrupt handler, the host should "double-check" a measurement if the measurement deviates significantly from a previous reading.

**I<sup>2</sup>C Broadcast Reset:** The I<sup>2</sup>C Broadcast Reset should be sent prior to any I<sup>2</sup>C register access to the Si114x. If any I<sup>2</sup>C register or parameter has already been written to the Si114x when the I<sup>2</sup>C Broadcast Reset is issued, the host must send a reset command and reinitialize the Si114x completely.




Figure 8. I<sup>2</sup>C Bit Timing Diagram

S SLAVE ID 0 A REG ADDRESS A DATA A P

Figure 9. Host Interface Single Write

S | SLAVE ID | 1 | A | DATA | N | STOP

Figure 10. Host Interface Single Read

S | SLAVE ID | 0 | A | REG ADDRESS | A | DATA | A | DATA | A | DATA | A | P |

Figure 11. Host Interface Burst Write

S SLAVE ID 0 A REG ADDRESS A Sr SLAVE ID 1 DATA A DATA A DATA N STOP

Figure 12. Host Interface Burst Read



7	6	5:0					
0	ΑI	6 bit address 0x00 to 0x3F					

Figure 13. Si1141/42/43 REG ADDRESS Format

#### Notes:

- Gray boxes are driven by the host to the Si1141/42/43
- White boxes are driven by the Si1141/42/43 to the host
- A = ACK or "acknowledge"
- N = NACK or "no acknowledge"
- $\blacksquare$  S = START condition
- Sr = repeat START condition
- P = STOP condition
- AI = Disable Auto Increment when set

## 3. Operational Modes

The Si1141/42/43 can be in one of many operational modes at any one time. It is important to consider the operational mode since the mode has an impact on the overall power consumption of the Si1141/42/43. The various modes are:

- Off Mode
- Initialization Mode
- Standby Mode
- Forced Conversion Mode
- Autonomous Mode

### 3.1. Off Mode

The Si1141/42/43 is in the Off Mode when  $V_{DD}$  is either not connected to a power supply or if the  $V_{DD}$  voltage is below the stated VDD\_OFF voltage described in the electrical specifications. As long as the parameters stated in Table 4, "Absolute Maximum Limits," on page 9 are not violated, no current will flow through the Si1141/42/43. In the Off Mode, the Si1141/42/43 SCL and SDA pins do not interfere with other  $I^2C$  devices on the bus. The LED pins will not draw current through the infrared diodes. Keeping  $V_{DD}$  less than VDD\_OFF is not intended as a method of achieving lowest system current draw. The reason is that the ESD protection devices on the SCL, SDA and INT pins also from a current path through  $V_{DD}$ . If  $V_{DD}$  is grounded for example, then, current flow from system power to system ground through the SCL, SDA and INT pull-up resistors and the ESD protection devices.

Allowing  $V_{DD}$  to be less than VDD\_OFF is intended to serve as a hardware method of resetting the Si1141/42/43 without a dedicated reset pin.

The Si1141/42/43 can also reenter the Off Mode upon receipt of either a general I<sup>2</sup>C reset or if a software reset sequence is initiated. When one of these software methods is used to enter the Off Mode, the Si1141/42/43 typically proceeds directly from the Off Mode to the Initialization Mode.

#### 3.2. Initialization Mode

When power is applied to  $V_{DD}$  and is greater than the minimum  $V_{DD}$  Supply Voltage stated in Table 1, "Recommended Operating Conditions," on page 4, the Si1141/42/43 enters its Initialization Mode. In the Initialization Mode, the Si1141/42/43 performs its initial startup sequence. Since the  $I^2C$  may not yet be active, it is recommended that no  $I^2C$  activity occur during this brief Initialization Mode period. The "Start-up time" specification in Table 1 is the minimum recommended time the host needs to wait before sending any  $I^2C$  accesses following a power-up sequence. After Initialization Mode has completed, the Si1141/42/43 enters Standby Mode. The host must write 0x17 to the HW\_KEY register for proper operation.

### 3.3. Standby Mode

The Si1141/42/43 spends most of its time in Standby Mode. After the Si1141/42/43 completes the Initialization Mode sequence, it enters Standby mode. While in Standby Mode, the Si1141/42/43 does not perform any Ambient Light measurements or Proximity Detection functions. However, the I<sup>2</sup>C interface is active and ready to accept reads and writes to the Si1141/42/43 registers. The internal Digital Sequence Controller is in its sleep state and does not draw much power. In addition, the INT output retains its state until it is cleared by the host.

I<sup>2</sup>C accesses do not necessarily cause the Si1141/42/43 to exit the Standby Mode. For example, reading Si1141/42/43 registers is accomplished without needing the Digital Sequence Controller to wake from its sleep state.

### 3.4. Forced Conversion Mode

The Si1141/42/43 can operate in Forced Conversion Mode under the specific command of the host processor. The Forced Conversion Mode is entered if either the ALS\_FORCE or the PS\_FORCE command is sent. Upon completion of the conversion, the Si1141/42/43 can generate an interrupt to the host if the corresponding interrupt is enabled. It is possible to initiate both an ALS and multiple PS measurements with one command register write access by using the PSALS\_FORCE command.

### 3.5. Autonomous Operation Mode

The Si1141/42/43 can be placed in the Autonomous Operation Mode where measurements are performed automatically without requiring an explicit host command for every measurement. The PS\_AUTO, ALS\_AUTO and PSALS\_AUTO commands are used to place the Si1141/42/43 in the Autonomous Operation Mode.

The Si1141/42/43 updates the  $I^2C$  registers for PS and ALS automatically. Each measurement is allocated a 16-bit register in the  $I^2C$  map. It is possible to operate the Si1141/42/43 without interrupts. When doing so, the host poll rate must be at least twice the frequency of the conversion rates for the host to always receive a new measurement. The host can also choose to be notified when these new measurements are available by enabling interrupts.

The conversion frequencies for the PS and ALS measurements are set up by the host prior to the PS\_AUTO, ALS\_AUTO, or PSALS\_AUTO commands. The host can set a PS conversion frequency different from the ALS conversion frequency. However, they both need to be a multiple of the base conversion frequency in the MEAS\_RATE register in the I<sup>2</sup>C map.

The Si1141/42/43 can interrupt the host when the PS or ALS measurements reach a pre-set threshold. To assist in the handling of interrupts the registers are arranged so that the interrupt handler can perform an I<sup>2</sup>C burst read operation to read the necessary registers, beginning with the interrupt status register, and cycle through the ALS data registers followed by the individual Proximity readings.

## 4. Programming Guide

### 4.1. Command and Response Structure

All Si1141/42/43 I<sup>2</sup>C registers (except writes to the COMMAND register) are read or written without waking up the internal sequencer. A complete list of the I<sup>2</sup>C registers can be found in "4.5. I2C Registers" on page 28. In addition to the I<sup>2</sup>C Registers, RAM parameters are memory locations maintained by the internal sequencer. These RAM Parameters are accessible through a Command Protocol (see "4.6. Parameter RAM" on page 52). A complete list of the RAM Parameters can be found in "4.6. Parameter RAM" on page 52.

The Si1141/42/43 can operate either in Forced Measurement or Autonomous Mode. When in Forced Measurement mode, the Si1141/42/43 does not make any measurements unless the host specifically requests the Si1141/42/43 to do so via specific commands (refer to the Section 3.2). The CHLIST parameter needs to be written so that the Si1141/42/43 would know which measurements to make. The parameter MEAS\_RATE, when zero, places the internal sequencer in Forced Measurement mode. When in Forced Measurement mode, the internal sequencer wakes up only when the host writes to the COMMAND register. The power consumption is lowest in Forced Measurement mode (MEAS\_RATE = 0).

The Si1141/42/43 operates in Autonomous Operation mode when MEAS\_RATE is non-zero. The MEAS\_RATE represents the time interval at which the Si1141/42/43 wakes up periodically. Once the internal sequencer has awoken, the sequencer manages an internal PS Counter and ALS Counter based on the PS\_RATE and ALS\_RATE registers.

When the internal PS counter has expired, up to three proximity measurements are made (PS1, PS2 and PS3) depending on which measurements are enabled via the upper bits of the CHLIST Parameter. All three PS measurements are performed, in sequence, beginning with the PS1 measurement channel. In the same way, when the ALS counter has expired, up to three measurements are made (ALS\_VIS, ALS\_IR and AUX) depending on which measurements are enabled via the upper bits of the CHLIST Parameter. All three measurements are made in the following sequence: ALS\_VIS, ALS\_IR and AUX.

PS\_RATE and ALS\_RATE are normally non-zero. A value of zero in PS\_RATE or ALS\_RATE causes the internal sequencer to never perform that measurement group. Typically, PS\_RATE or ALS\_RATE represents a value of one. A value of one essentially states that the specific measurement group is made every time the device wakes up.

It is possible for both the PS Counter and ALS Counter to both expire at the same time. When that occurs, the PS measurements are performed before the ALS measurements. When all measurements have been made, the internal sequencer goes back to sleep until next time, as dictated by the MEAS RATE parameter.

The operation of the Si1141/42/43 can be described as two measurement groups bound by some common factors. The PS Measurement group consists of the three PS measurements while the ALS Measurement group consists of the Visible Light Ambient Measurement (ALS\_VIS), the Infrared Light Ambient Measurement (ALS\_IR) and the Auxiliary measurement (AUX). Each measurement group has three measurements each. The Channel List (CHLIST) parameter enables the specific measurements for that measurement grouping.

Each measurement (PS1, PS2, PS3, ALS\_VIS, ALS\_IR, AUX) are controlled through a combination of I2C Register or Parameter RAM. Tables 7 to 9 below summarize the properties and resources used for each measurement.

### 4.2. Command Protocol

The  $I^2C$  map implements a bidirectional message box between the host and the Si1141/42/43 Sequencer. Host-writable  $I^2C$  registers facilitate host-to-Si1141/42/43 communication, while read-only  $I^2C$  registers are used for Si1141/42/43-to-host communication.

Unlike the other host-writable I<sup>2</sup>C registers, the COMMAND register causes the internal sequencer to wake up from Standby mode to process the host request.

When a command is executed, the RESPONSE register is updated. Typically, when there is no error, the upper four bits are zeroes. To allow command tracking, the lower four bits implement a 4-bit circular counter. In general, if the upper nibble of the RESPONSE register is non-zero, this indicates an error or the need for special processing. The PARAM\_WR and PARAM\_RD registers are additional mailbox registers.

In addition to the registers in the I<sup>2</sup>C map, there are environmental parameters accessible through the Command/ Response interface. These parameters are stored in the internal ram space. These parameters generally take more I<sup>2</sup>C accesses to read and write. The Parameter RAM is described in "4.6. Parameter RAM" on page 52.

**Table 5. Command Register Summary** 

COMMAND Register		PARAM_W	PARAM_RD	Error Code in	Description
Name	Encoding	R Register	Register	RESPONSE Register	Description
PARAM_QUE RY	100 aaaaa	_	nnnn nnnn	<b>✓</b>	Reads the parameter pointed to by bitfield [4:0] and writes value to PARAM_RD. See Table 10 for parameters.
PARAM_SET	101 aaaaa	dddd dddd	nnnn nnnn	<b>✓</b>	Sets parameter pointed by bitfield [4:0] with value in PARAM_WR, and writes value out to PARAM_RD. See Table 10 for parameters.
PARAM_AND	110 aaaaa	dddd dddd	nnnn nnnn	<b>✓</b>	Performs a bit-wise AND between PARAM_WR and Parameter pointed by bitfield [4:0], writes updated value to PARAM_RD. See Table 10 for parameters.
PARAM_OR	111 aaaaa	dddd dddd	nnnn nnnn	<b>✓</b>	Performs a bit-wise OR of PARAM_WR and parameter pointed by bitfield [4:0], writes updated value to PARAM_RD. See Table 10 for parameters.
NOP	000 00000	_	_	✓	Forces a zero into the RESPONSE register
RESET	000 00001	_	_	<b>√</b>	Performs a software reset of the firmware
BUSADDR	000 00010	_	_	_	Modifies I <sup>2</sup> C address
Reserved	000 00011	_	_	_	_
Reserved	000 00100	_	_	_	_
PS_FORCE	000 00101	_	_	✓	Forces a single PS measurement

**Table 5. Command Register Summary (Continued)** 

COMMAND	COMMAND Register		PARAM_RD	Error Code in	Description
Name	Encoding	R Register	Register	RESPONSE Register	Description
ALS_FORCE	000 00110			✓	Forces a single ALS measurement
PSALS_FORC E	000 00111	_	_	<b>√</b>	Forces a single PS and ALS measurement
Reserved	000 01000	_	_	_	_
PS_PAUSE	000 01001	_	_	✓	Pauses autonomous PS
ALS_PAUSE	000 01010	_	_	✓	Pauses autonomous ALS
PSALS_PAUS E	000 01011	_	_	<b>√</b>	Pauses PS and ALS
Reserved	000 01100	_	_	✓	-
PS_AUTO	000 01101	_	_	✓	Starts/Restarts an autonomous PS Loop
ALS_AUTO	000 01110	_	_	✓	Starts/Restarts an autonomous ALS Loop
PSALS_AUTO	000 01111	_	_	✓	Starts/Restarts autonomous ALS and PS loop
Reserved	000 1xxxx	_	_	_	_

**Table 6. Response Register Error Codes** 

RESPONSE Register	Description
0000 cccc	NO_ERROR. The lower bit is a circular counter and is incremented every time a command has completed. This allows the host to keep track of commands sent to the Si1141/42/43. The circular counter may be cleared using the NOP command.
1000 0000	INVALID_SETTING. An invalid setting was encountered. Clear using the NOP command.
1000 1000	PS1_ADC_OVERFLOW. Indicates proximity channel one conversion overflow.
1000 1001	PS2_ADC_OVERFLOW. Indicates proximity channel two conversion overflow.
1000 1010	PS3_ADC_OVERFLOW. Indicates proximity channel three conversion overflow.
1000 1100	ALS_VIS_ADC_OVERFLOW. Indicates visible ambient light channel conversion overflow.
1000 1101	ALS_IR_ADC_OVERFLOW. Indicates infrared ambient light channel conversion overflow.
1000 1110	AUX_ADC_OVERFLOW. Indicates auxiliary channel conversion overflow.

4.3. Resource Summary

		Tal	Table 7. Resourc	se Summary fc	urce Summary for Interrupts and Threshold Checking	1 Threshold	Checking		
Measurement Channel	Channel Enable	Interrupt Status Output	Interrupt Enable	Interrupt Mode	Threshold Registers	Threshold Hysteresis	History Checking	Autonomous Measurement Time Base	leasurement Sase
Proximity Sense 1	EN_PS 1 in CHLIST [0]	PS1_INT in IRQ_STATUS[	PS1_IE in IRQ_ENABLE[ 2]	PS1_IM[1:0]in IRQ_MODE1[ 5:4]	PS1_TH[7:0]	PS_HYST[7: 0]	PS_HISTORY[ 7:0]	MEAS_RATE[ 7:0]	PS_RATE[7: 0]
Proximity Sense 2	EN_PS 2 in CHLIST [1]	PS2_INT in IRQ_STATUS[	PS2_IE in IRQ_ENABLE[ 3]	PS2_IM[1:0]in IRQ_MODE1[ 7:6]	PS2_TH[7:0]				
Proximity Sense 3	EN_PS 3 in CHLIST [2]	PS3_INT in IRQ_STATUS[	PS3_EN in IRQ_ENABLE[ 4]	PS3_IM[1:0]in IRQ_MODE2[ 1:0]	PS3_TH[7:0]				
ALS Visible	EN_AL S_VIS in CHLIST [4]	ALS_INT[1:0] in IRQ_STATUS[ 1:0]	ALS_IE[1:0] in IRQ_ENABLE[ 1:0]	ALS_IM[2:0] in IRQ_MODE1[ 2:0]	ALS_LOW_TH[ 7:0] / ALS_HI_TH[7:0]	ALS_HYST[ 7:0]	ALS_HISTORY [7:0]		ALS_RATE[ 7:0]
ALS IR	EN_AL S_IR in CHLIST [5]								
Auxiliary Measure- ment	EN_AU X in CHLIST [6]	I	I	I	I	1	I		

Table 8. Resource Summary for LED Choice and ADC Parameters

	ADC Offset	ADC_ OFF- SET [7:0]					
	ADC Alignment	PS1_ALIGN in PS_ENCOD ING[4]	PS2_ALIGN in PS_ENCOD ING[5]	PS3_ALIGN in PS_ENCOD ING[6]	ALS_VIS_A LIGN in ALS_ENCO DING[4]	ALS_IR_ALI GN in ALS_ENCO DING[5]	I
	ADC Clock Divider	PS_ADC_GAI N[3:0]			ALS_VIS_AD C_GAIN [3:0]	ALS_IR_ADC _GAIN [3:0]	
	ADC High Signal Mode	PS_RANGE in PS_ADC_MIS C[5]			VIS_RANGE in ALS_VIS_AD C_MISC[5]	IR_RANGE in ALS_IR_ADC _MISC[5]	1
	ADC Recovery Count	PS_ADC_REC in PS_ADC_COU NTER [6:4]			VIS_ADC_REC in ALS_VIS_ADC _COUNTER [6:4]	IR_ADC_REC in ALS_IR_ADC_ COUNTER [6:4]	I
,	ADC Input Source	PS1_ADCM UX[7:0]	PS2_ADCM UX[7:0]	PS3_ADCM UX[7:0]			AUX_ADC MUX[7:0]
=	ADC Output	PS1_DATA1[ 7:0] / PS1_DATA0[ 7:0]	PS2_DATA1[ 7:0] / PS2_DATA0[ 7:0]	PS3_DATA1[ 7:0] / PS3_DATA0[ 7:0]	ALS_VIS_D ATA1/ ALS_VIS_D ATA0	ALS_IR_DA TA1[7:0] / ALS_IR_DA TA0[7:0]	AUX_DATA1 [7:0] / AUX_DATA0 [7:0]
•	ADC Mode	PS_ADC_M ODE in PS_ADC_MI SC[2]			I		
•	LED Selection	PS1_LED[2 :0] in PSLED12_ SELECT[2: 0]	PS2_LED[2 :0] in PSLED12_ SELECT[6: 4]	PS3_LED[2 :0] in PSLED3_S ELECT[2:0]	I		
Ī	Measure ment Channel	Proximity Sense 1	Proximity Sense 2	Proximity Sense 3	ALS Visible	ALS IR	Auxiliary Measure- ment

### Table 9. Resource Summary for Hardware Pins

Pin Name	LED Current Drive	Output Drive Disable	Analog Voltage Input Enable
LED1	LED1_I in PSLED12[3:0]		ANA_IN_KEY[31:0]
LED2	LED2_I in PSLED12[7:4]	HW_KEY[7:0]	ANA_IN_KEY[31:0]
LED3	LED3_I in PSLED3[3:0]	HW_KEY[7:0]	
INT		INT_OE in INT_CFG[0]	ANA_IN_KEY[31:0]

The interrupts of the Si1141/42/43 are controlled through the INT\_CFG, IRQ\_ENABLE, IRQ\_MODE1, IRQ MODE2 and IRQ STATUS registers.

The INT hardware pin is enabled through the INT OE bit in the INT CFG register. The hardware essentially performs an AND function between the IRQ\_ENABLE register and IRQ\_STATUS register. After this AND function, if any bits are set, the INT pin is asserted. The INT MODE bit in the INT CFG register is conceptually a method of determining how the INT pin is deasserted. When INT\_MODE = 0, the host is responsible for clearing the interrupt by writing to the IRQ STATUS register. When the specific bits of the IRQ STATUS register is written with '1', that specific IRQ STATUS bit is cleared.

Typically, the host software is expected to read the IRQ\_STATUS register, stores a local copy, and then writes the same value back to the IRQ STATUS to clear the interrupt source. Unless specifically stated, INT MODE should be zero for normal interrupt handling operation. In summary, the INT CFG register is normally written with '1'.

The IRQ MODE1, IRQ MODE2 and IRQ ENABLE registers work together to define how the internal sequencer sets bits in the IRQ STATUS register (and as a consequence, asserting the INT pin).

The PS1 interrupts are described in Table 10. The PS2 interrupts are described in Table 11. The PS3 interrupts are described in Table 12. The ALS interrupts are described in Table 13, and the Command Interface interrupts are described in Table 14.

**Table 10. PS1 Channel Interrupt Resources** 

IRQ_ENABLE[2]	IRQ_MO	DE1[5:4]	Description
PS1_IE	PS1_I	M[1:0]	Description
0	0	0	No PS1 Interrupts
1	0	0	PS1_INT set after every PS1 sample
1	0	1	PS1_INT set whenever PS1 threshold (PS1_TH) is crossed
1	1	1	PS1_INT set whenever PS1 sample is above PS1 threshold (PS1_TH)

**Note:** There is hysteresis applied (PS\_HYST) and history checking (PS\_HISTORY). PS\_HYST is encoded in 8-bit compressed format. In the Si114x, PS1\_TH is also encoded in compressed format.

Table 11. PS2 Channel Interrupt Resources

IRQ_ENABLE[3]	IRQ_MO	DE1[7:6]	
PS2_IE	PS2_I	M[1:0]	Description
0	0	0	No PS2 Interrupts
1	0	0	PS2_INT set after every PS2 sample
1 0 1			PS2_INT set whenever PS2 threshold (PS2_TH) is crossed
1	1	1	PS2_INT set when PS2 sample is above PS2 threshold (PS2_TH)
Note: There is hyst	eresis appl	ied (PS_H)	YST) and history checking (PS_HISTORY), PS_HYST is encoded in 8-bit

**Note:** There is hysteresis applied (PS\_HYST) and history checking (PS\_HISTORY). PS\_HYST is encoded in 8-bit compressed format. In the Si114x, PS2\_TH is also encoded in compressed format.

**Table 12. PS3 Channel Interrupt Resources** 

IRQ_ENABLE[4]	IRQ_MO	DE2[1:0]	Description
PS3_IE	PS3_I	M[1:0]	Description
0	0	0	No PS3 Interrupts
1	0	0	PS3_INT set after every PS3 sample
1	0	1	PS3_INT set whenever PS3 threshold (PS3_TH) is crossed
1	1	1	PS3_INT set whenever PS3 sample is above PS3 threshold (PS3_TH)

**Note:** There is hysteresis applied (PS\_HYST) and history checking (PS\_HISTORY). PS\_HYST is encoded in 8-bit compressed format. In the Si114x, PS3\_TH is also encoded in compressed format.

**Table 13. Ambient Light Sensing Interrupt Resources** 

IRQ_ENA	ABLE[1:0]	IRQ	IRQ_MODE1[2:0]		Description
ALS_I	E[1:0]	A	LS_IM[2:0	)]	Description
0	0	0	0	0	No ALS Interrupts
0	1	0	0	0	ALS_INT [0] set after every ALS_VIS sample <sup>1</sup>
х	1	х	0	1	Monitors ALS_VIS, ALS_INT [0] upon exiting region between low and high thresholds (ALS_LOW_TH and ALS_HI_TH)
1	х	1	0	х	Monitors ALS_VIS, ALS_INT [1] set upon entering region between low and high thresholds (ALS_LOW_TH and ALS_HI_TH)
х	1	х	1	1	Monitors ALS_IR, ALS_INT [0] set upon exiting region between low and high thresholds (ALS_LOW_TH and ALS_HI_TH)
1	х	1	1	х	Monitors ALS_IR, ALS_INT [1] set upon entering region between low and high thresholds (ALS_LOW_TH and ALS_HI_TH)

#### Notes:

- 1. For ALS\_IR channel, interrupts per sample is not possible without also enabling ALS\_VIS
- 2. All other combinations are invalid and may result in unintended operation
- 3. There is hysteresis applied (ALS\_TH) and history checking (ALS\_HISTORY). ALS\_HYST is encoded in 8-bit compressed format.
- 4. In the Si114x, ALS\_LOW\_TH and ALS\_HI\_TH are also encoded in compressed format.

**Table 14. Command Interrupt Resources** 

IRQ_ENABLE[5]	IRQ_MO	DE2[3:2]	Description
CMD_IE	CMD_I	M[1:0]	Description
0	х	0	No CMD Interrupts
1	х	0	CMD_INT set when there is a new RESPONSE
1	Х	1	CMD_INT set when there is a new error code in RESPONSE

## 4.4. Signal Path Software Model

The following diagram gives an overview of the signal paths, along with the I<sup>2</sup>C register and RAM Parameter bit fields that control them. Sections with detailed descriptions of the I<sup>2</sup>C registers and Parameter RAM follow.




Figure 14. Signal Path Programming Model

# 4.5. I<sup>2</sup>C Registers

# Table 15. I<sup>2</sup>C Register Summary

I <sup>2</sup> C Register Name	Address	7	6	5	4	3	2	1	0
PART_ID	0x00				PART_II	D			
REV_ID	0x01				REV_I	)			
SEQ_ID	0x02				SEQ_I	)			
INT_CFG	0x03							INT_MO DE	INT_O E
IRQ_ENABLE	0x04			CMD_IE	PS3_IE	PS2_IE	PS1_IE	ALS.	_IE
IRQ_MODE1	0x05	PS2_IM		PS1	_IM			ALS_IM	
IRQ_MODE2	0x06					СМ	D_IM	PS3_	_IM
HW_KEY	0x07	HW_KEY							
MEAS_RATE	0x08				MEAS_RA	ATE			
ALS_RATE	0x09				ALS_RA	ΓΕ			
PS_RATE	0x0A				PS_RAT	Έ			
ALS_LOW_TH0	0x0B			Д	LS_LOW_	_TH0			
ALS_LOW_TH1	0x0C			Д	LS_LOW_	_TH1			
ALS_HI_TH0	0x0D				ALS_HI_T	H0			
ALS_HI_TH1	0x0E	ALS_HI_TH1							
PS_LED21	0x0F	LED2_I LED1_I							
PS_LED3	0x10	LED3_I							
PS1_TH0	0x11		PS1_TH0						
PS1_TH1	0x12				PS1_TH	l1			
PS2_TH0	0x13				PS2_TH	10			
PS2_TH1	0x14				PS2_TH	11			
PS3_TH0	0x15				PS3_TH	10			
PS3_TH1	0x16				PS3_TH	11			
PARAM_WR	0x17				PARAM_\	WR			
COMMAND	0x18				COMMAN	ND			
RESPONSE	0x20				RESPON	SE			

# Table 15. I<sup>2</sup>C Register Summary (Continued)

I <sup>2</sup> C Register Name	Address	7	6	5	4	3	2	1	0	
IRQ_STATUS	0x21			CMD_IN T	PS3_IN T	PS2_I NT	PS1_INT	ALS_	INT	
ALS_VIS_DATA 0	0x22			A	LS_VIS_D	ATA0				
ALS_VIS_DATA 1	0x23			А	LS_VIS_D	ATA1				
ALS_IR_DATA0	0x24			P	ALS_IR_DA	ATA0				
ALS_IR_DATA1	0x25			P	ALS_IR_DA	ATA1				
PS1_DATA0	0x26				PS1_DAT	A0				
PS1_DATA1	0x27				PS1_DAT	A1				
PS2_DATA0	0x28				PS2_DAT	A0				
PS2_DATA1	0x29				PS2_DAT	A1				
PS3_DATA0	0x2A		PS3_DATA0							
PS3_DATA1	0x2B		PS3_DATA1							
AUX_DATA0	0x2C		AUX_DATA0							
AUX_DATA1	0x2D				AUX_DAT	TA1				
PARAM_RD	0x2E				PARAM_I	RD				
CHIP_STAT	0x30						RUN- NING	SUS- PEND	SLEEP	
ANA_IN_KEY	0x3B- 0x3E				ANA_IN_k	KEY				

PART	ID	ത	UAU	١
1 717 1	יוו	<u> </u>	UAU	v

Bit	7	6	5	4	3	2	1	0	
Name		PART_ID							
Туре				F	?				

Reset value = 0100 0001 (Si1141) Reset value = 0100 0010 (Si1142) Reset value = 0100 0011 (Si1143)

### REV\_ID @ 0x1

Bit	7	6	5	4	3	2	1	0		
Name		REV_ID								
Туре				F	₹					

Reset value = 0000 0000

### **SEQ\_ID @ 0x02**

Bit	7	6	5	4	3	2	1	0	
Name		SEQ_ID							
Туре				F	₹				

Bit	Name		Function
7:0	SEQ_ID	Sequence	er Revision.
		0x01	Si114x-A01 (MAJOR_SEQ=0, MINOR_SEQ=1)
		0x02	Si114x-A02 (MAJOR_SEQ=0, MINOR_SEQ=2)
		0x03	Si114x-A03 (MAJOR_SEQ=0, MINOR_SEQ=3)
		0x08	Si114x-A10 (MAJOR_SEQ=1, MINOR_SEQ=0)
		0x09	Si114x-A11 (MAJOR_SEQ=1, MINOR_SEQ=1)

### INT\_CFG @ 0x03

Bit	7	6	5	4	3	2	1	0
Name							INT_MODE	INT_OE
Туре							RW	RW

Bit	Name	Function
7:2	Reserved	Reserved.
1	INT_MODE	Interrupt Mode.
		The INT_MODE describes how the bits in the IRQ_STATUS Registers are cleared.  0: The IRQ_STATUS Register bits are set by the internal sequencer and are sticky. It is the host's responsibility to clear the interrupt status bits in the IRQ_STATUS register to clear the interrupt.  1: If the Parameter Field PSx_IM = 11, the internal sequencer clears the INT pin automatically.
0	INT_OE	INT Output Enable.
		INT_OE controls the INT pin drive
		0: INT pin is never driven
		1: INT pin driven low whenever an IRQ_STATUS and its corresponding IRQ_ENABLE bits match

### IRQ\_ENABLE @ 0x04

Bit	7	6	5	4	3	2	1	0
Name			CMD_IE	PS3_IE	PS2_IE	PS1_IE	ALS	S_IE
Туре			RW	RW	RW	RW	R	W

Bit	Name	Function
7:6	Reserved	Reserved.
5	CMD_IE	Command Interrupt Enable.
		Enables interrupts based on COMMAND/RESPONSE activity.  0: INT never asserts due to COMMAND/RESPONSE interface activity.  1: Assert INT pin whenever CMD_INT is set by the internal sequencer.
4	PS3_IE	PS3 Interrupt Enable.
		Enables interrupts based on PS3 Channel Activity.
		O: INT never asserts due to PS3 Channel activity.     Assert INT pin whenever PS3_INT is set by the internal sequencer.
	D00 IF	· · · · · · · · · · · · · · · · · · ·
3	PS2_IE	PS2 Interrupt Enable.
		Enables interrupts based on PS2 Channel Activity.  0: INT never asserts due to PS2 Channel activity.
		Assert INT pin whenever PS2_INT is set by the internal sequencer.
2	PS1_IE	PS1 Interrupt Enable.
		Enables interrupts based on PS1 Channel Activity.
		0: INT never asserts due to PS1 Channel activity.
		1: Assert INT pin whenever PS1_INT is set by the internal sequencer.
1:0	ALS_IE	ALS Interrupt Enable.
		Enables interrupts based on ALS Activity.
		00: INT never asserts due to ALS activity.
		1x: Assert INT pin whenever ALS_INT[1] bit is set by the internal sequencer.  x1: Assert INT pin whenever ALS_INT[0] is set by the internal sequencer.
		ATTACON INT. PIR MICHON ALEQ. INT. [6] To Got by the internal dequation.

### IRQ\_MODE1 @ 0x05

Bit	7	6	5	4	3	2	1	0
Name	PS2	2_IM	PS1	_IM		ALS_IM		
Туре	R	W	R	W			RW	

Reset value = 0000 0000

Bit	Name	Function
7:6	PS2_IM	PS2 Interrupt Mode applies only when PS2_IE is also set. 00: PS2_INT is set whenever a PS2 measurement has completed. 01: PS2_INT is set whenever the current PS2 measurement crosses the PS2_TH threshold. 11: PS2_INT is set whenever the current PS2 measurement is greater than the PS2_TH threshold.
5:4	PS1_IM	PS1 Interrupt Mode applies only when PS1_IE is also set.  00: PS1_INT is set whenever a PS1 measurement has completed.  01: PS1_INT is set whenever the current PS1 measurement crosses the PS1_TH threshold.  11: PS1_INT is set whenever the current PS1 measurement is greater than the PS1_TH threshold.
3	Reserved	Reserved.
2:0	ALS_IM	ALS Interrupt Mode function is defined in conjunction with ALS_IE[1:0].  ALS_IE[1:0] / ALS_IM[2:0]:  00 / 000: Neither ALS_INT[1] nor ALS_INT[0] is ever set.  01 / 000: ALS_INT[0] sets after every ALS_VIS sample.  x1 / x01: Monitors ALS_VIS channel, ALS_INT[0] asserts if measurement exits window between ALS_LOW_TH and ALS_HIGH_TH.  x1 / x11: Monitors ALS_IR channel, ALS_INT[0] asserts if measurement exits window between ALS_LOW_TH and ALS_HIGH_TH.  1x /10x: Monitors ALS_VIS channel, ALS_INT[1] asserts if measurement enters window between ALS_LOW_TH and ALS_HIGH_TH.  1x /11x: Monitors ALS_IR channel, ALS_INT[1] asserts if measurement enters window between ALS_LOW_TH and ALS_HIGH_TH.

**Note:** The ALS\_IM description apples only to sequencer revisions A03 or later.

IRQ MODE2 @	@ (C	)x06
-------------	------	------

Bit	7	6	5	4	3	2	1	0
Name					СМЕ	D_IM	PS3_IM	
Туре					R'	W	R'	W

Reset value = 0000 0000

Bit	Name	Function					
7:4	Reserved	Reserved.					
3:2	CMD_IM	Command Interrupt Mode applies only when CMD_IE is also set. 00: CMD_INT is set whenever the RESPONSE register is written. 01: CMD_INT is set whenever the RESPONSE register is written with an error code (MSB set). 1x: Reserved.					
1:0	PS3_IM	PS3 Interrupt Mode applies only when PS3_IE is also set. 00: PS3_INT is set whenever a PS3 measurement has completed. 01: PS3_INT is set whenever the current PS3 measurement crosses the PS3_TH threshold. 11: PS3_INT is set whenever the current PS3 measurement is greater than the PS3_TH threshold.					

### HW\_KEY @ 0x07

Bit	7	6	5	4	3	2	1	0
Name	HW_KEY							
Туре	RW							

Bit	Name	Function
7:0	HW_KEY	The system must write the value 0x17 to this register for proper Si114x operation.

### MEAS\_RATE @ 0x08

Bit	7	6	5	4	3	2	1	0
Name	MEAS_RATE							
Туре	RW							

Bit	Name	Function
7:0	MEAS_RATE	MEAS_RATE is an 8-bit compressed value representing a 16-bit integer. The uncompressed 16-bit value, when multiplied by 31.25 us, represents the time duration between wake-up periods where measurements are made. Example Values:
		$0x00$ : Turns off any internal oscillator and disables autonomous measurement. Use this setting to achieve lowest $V_{DD}$ current draw for systems making use of only forced measurements.
		0x01-0x17: These values are not allowed.
		0x84: The device wakes up every 10 ms (0x140 x 31.25 μs)
		0x94: The device wakes up every 20 ms (0x280 x 31.25 μs)
		0xB9: The device wakes up every 100 ms (0x0C80 x 31.25 μs)
		0xDF: The device wakes up every 496 ms (0x3E00 x 31.25 μs)
		0xFF: The device wakes up every 1.984 seconds (0xF800 x 31.25 μs)
		Please refer to AN498 "Si114x Designer's Guide", Section 5.4 "Compression Concept."

### ALS\_RATE @ 0x09

Bit	7	6	5	4	3	2	1	0
Name	ALS_RATE							
Туре				R	W			

Bit	Name	Function
7:0	ALS_RATE	ALS_RATE is an 8-bit compressed value representing a 16-bit multiplier. This multiplier, in conjunction with the MEAS_RATE time, represents how often ALS Measurements are made. For a given ALS measurement period, MEAS_RATE should be as high as possible and ALS_RATE as low as possible in order to optimize power consumption.  Example Values:  0x00: Autonomous ALS Measurements are not made.  0x08: ALS Measurements made every time the device wakes up.  (0x0001 x timeValueOf(MEAS_RATE))  0x32: ALS Measurements made every 10 times the device wakes up.  (0x000A x timeValueOf(MEAS_RATE))  0x69: ALS Measurements made every 100 times the device wakes up.  (0x0064 x timeValueOf(MEAS_RATE))  Please refer to AN498 "Si114x Designer's Guide", Section 5.4 "Compression Concept."

#### PS\_RATE @ 0x0A

Bit	7	6	5	4	3	2	1	0	
Name		PS_RATE							
Туре				R'	W				

Reset value = 0000 0000

Bit	Name	Function
7:0	PS_RATE	PS_RATE is an 8-bit compressed value representing a 16-bit multiplier. This multiplier, in conjunction with the MEAS_RATE time, represents how often PS Measurements are made. For a given proximity measurement period, MEAS_RATE should be as high as possible and PS_RATE as low as possible in order to optimize power consumption. Example Values:  0x00: Autonomous PS Measurements are not made  0x08: PS Measurements made every time the device wakes up  (0x0001 x timeValueOf(MEAS_RATE))
		0x32: PS Measurements made every 10 times the device wakes up (0x000A x timeValueOf(MEAS_RATE)
		0x69: PS Measurements made every 100 times the device wakes up (0x0064 x timeValueOf(MEAS_RATE)
		Please refer to AN498 "Si114x Designer's Guide", Section 5.4 "Compression Concept."

# ALS\_LOW\_TH0: ALS\_LOW\_TH Data Word Low Byte @ 0x0B

Bit	7	6	5	4	3	2	1	0	
Name		ALS_LOW_TH[7:0]							
Туре				R'	W				

Bit	Name	Function
7:0	ALS_LOW_TH[7:0]	ALS_LOW_TH is a 16-bit threshold value. When used in conjunction with ALS_HI_TH, it forms a window region applied to either ALS_VIS or ALS_IR measurements for interrupting the host. Once autonomous measurements have started, modification to ALS_LOW_TH should be preceded by an ALS_PAUSE or PSALS_PAUSE command. For revisions A10 and below, ALS_LOW_TH uses an 8-bit compressed format. Refer to AN498 "Si114x Designer's Guide", Section 5.4 "Compression Concept."

# ALS\_LOW\_TH1:ALS\_LOW\_TH Data Word High Byte @ 0x0C

Bit	7	6	5	4	3	2	1	0	
Name		ALS_LOW_TH[15:8]							
Туре				R'	W				

Bit	Name	Function
7:0	ALS_LOW_TH[15:8]	ALS_LOW_TH is a 16-bit threshold value. When used in conjunction with ALS_HI_TH, it forms a window region applied to either ALS_VIS or ALS_IR measurements for interrupting the host. Once autonomous measurements have started, modification to ALS_LOW_TH should be preceded by an ALS_PAUSE or PSALS_PAUSE command. For revisions A10 and below, ALS_LOW_TH uses an 8-bit compressed format. Refer to AN498 "Si114x Designer's Guide", Section 5.4 "Compression Concept."

# ALS\_HI\_TH0: ALS\_HI\_TH Data Word Low Byte @ 0x0D

Bit	7	6	5	4	3	2	1	0		
Name		ALS_HI_TH[7:0]								
Туре				R'	W					

Reset value = 0000 0000

Bit	Name	Function					
7:0	ALS_HI_TH[7:0]	ALS_HI_TH is a 16-bit threshold value. When used in conjunction with ALS_LOW_TH, it forms a window region applied to either ALS_VIS or ALS_IR measurements for interrupting the host. Once autonomous measurements have started, modification to ALS_HI_TH should be preceded by an ALS_PAUSE or PSALS_PAUSE command. For revisions A10 and below, ALS_HI_TH uses an 8-bit compressed format. Refer to AN498 "Si114x Designer's Guide", Section 5.4 "Compression Concept."					
Note: This	lote: This register available for sequencer revisions A03 or later.						

# ALS\_HI\_TH1: ALS\_HI\_TH Data Word High Byte @ 0x0E

Bit	7	6	5	4	3	2	1	0	
Name		ALS_HI_TH[15:8]							
Туре				R'	W				

Bit	Name	Function
7:0		ALS_HI_TH is a 16-bit threshold value. When used in conjunction with ALS_LOW_TH, it forms a window region applied to either ALS_VIS or ALS_IR measurements for interrupting the host. Once autonomous measurements have started, modification to ALS_HI_TH should be preceded by an ALS_PAUSE or PSALS_PAUSE command. For revisions A10 and below, ALS_HI_TH uses an 8-bit compressed format. Refer to AN498 "Si114x Designer's Guide" Section 5.4 "Compression Concept."
Note: '		

# PS\_LED21 @ 0x0F

Bit	7	6	5	4	3	2	1	0
Name		LED	)2_l		LED1_I			
Туре		R'	W			R	W	

Reset value = 0000 0000

Bit	Name	Function
7:4	LED2_I	LED2_I Represents the irLED current sunk by the LED2 pin during a PS measurement. On the Si1141, these bits must be set to zero.
3:0	LED1_1	LED1_I Represents the irLED current sunk by the LED1 pin during a PS measurement.  LED3_I, LED2_I, and LED1_I current encoded as follows:  0000: No current  0001: Minimum current  1111: Maximum current  Refer to Table 2, "Performance Characteristics <sup>1</sup> ," on page 4 for LED current values.

# PS\_LED3 @ 0x10

Bit	7	6	5	4	3	2	1	0
Name						LEC	D3_I	
Туре						R	W	

Bit	Name	Function
7:4	Reserved	Reserved.
3:0		LED3_I Represents the irLED current sunk by the LED3 pin during a PS measurement. See PS_LED21 Register for additional details. On the Si1141 and Si1142, these bits must be set to zero.

# PS1\_TH0: PS1\_TH Data Word Low Byte @ 0x11

Bit	7	6	5	4	3	2	1	0	
Name		PS1_TH[7:0]							
Туре				R'	W				

#### Reset value=0000 0000

Bit	Name	Function
7:0	PS1_TH[7:0]	PS1_TH is a 16-bit threshold value. It is compared to PS1 measurements during autonomous operation for interrupting the host. If the threshold register is updated while a measurement is in progress, it is possible that an invalid threshold will be applied if the first new threshold byte has been written and not the second. Remedies include ensuring no measurement during threshold updates and discarding measurements results immediately after threshold updates. Once autonomous measurements have started, modification to PS1_TH should be preceded by a PS_PAUSE or PSALS_PAUSE command. For Si114x revision A10 and below, PS1_TH uses an 8-bit compressed format at address 0x11. Refer to AN498 "Si114x Designer's Guide" Section 5.4 "Compression Concept."

# PS1\_TH1: PS1\_TH Data Word High Byte @ 0x12

Bit	7	6	5	4	3	2	1	0	
Name		PS1_TH[15:8]							
Туре				R'	W				

Bit	Name	Function
7:0		PS1_TH is a 16-bit threshold value. It is compared to PS1 measurements during autonomous operation for interrupting the host. If the threshold register is updated while a measurement is in progress, it is possible that an invalid threshold will be applied if the first new threshold byte has been written and not the second. Remedies include ensuring no measurement during threshold updates and discarding measurements results immediately after threshold updates. Once autonomous measurements have started, modification to PS1_TH should be preceded by a PS_PAUSE or PSALS_PAUSE command. For Si114x revision A10 and below, PS1_TH uses an 8-bit compressed format at address 0x11. Refer to AN498 "Si114x Designer's Guide" Section 5.4 "Compression Concept."

# PS2\_TH0: PS2\_TH Data Word Low Byte @ 0x13

Bit	7	6	5	4	3	2	1	0	
Name		PS2_TH[7:0]							
Туре				R'	W				

Reset value=0000 0000

Bit	Name	Function
7:0	PS2_TH[7:0]	PS2_TH is a 16-bit threshold value. It is compared to PS2 measurements during autonomous operation for interrupting the host. If the threshold register is updated while a measurement is in progress, it is possible that an invalid threshold will be applied if the first new threshold byte has been written and not the second. Remedies include ensuring no measurement during threshold updates and discarding measurements results immediately after threshold updates. Once autonomous measurements have started, modification to PS2_TH should be preceded by a PS_PAUSE or PSALS_PAUSE command. For Si114x revision A10 and below, PS2_TH uses an 8-bit compressed format at address 0x13. Refer to AN498 "Si114x Designer's Guide" Section 5.4 "Compression Concept."

# PS2\_TH1: PS2\_TH Data Word High Byte @ 0x14

Bit	7	6	5	4	3	2	1	0	
Name		PS2_TH[15:8]							
Туре				R'	W				

Bit	Name	Function
7:0	PS2_TH[15:8]	PS2_TH is a 16-bit threshold value. It is compared to PS2 measurements during autonomous operation for interrupting the host. If the threshold register is updated while a measurement is in progress, it is possible that an invalid threshold will be applied if the first new threshold byte has been written and not the second. Remedies include ensuring no measurement during threshold updates and discarding measurements results immediately after threshold updates. Once autonomous measurements have started, modification to PS2_TH should be preceded by a PS_PAUSE or PSALS_PAUSE command. For Si114x revision A10 and below, PS2_TH uses an 8-bit compressed format at address 0x13. Refer to AN498 "Si114x Designer's Guide" Section 5.4 "Compression Concept."

# PS3\_TH0: PS3\_TH Data Word Low Byte @ 0x15

Bit	7	6	5	4	3	2	1	0
Name		PS3_TH[7:0]						
Туре				R'	W			

#### Reset value=0000 0000

Bit	Name	Function
7:0	PS3_TH[7:0]	PS3_TH is a 16-bit threshold value. It is compared to PS3 measurements during autonomous operation for interrupting the host. If the threshold register is updated while a measurement is in progress, it is possible that an invalid threshold will be applied if the first new threshold byte has been written and not the second. Remedies include ensuring no measurement during threshold updates and discarding measurements results immediately after threshold updates. Once autonomous measurements have started, modification to PS3_TH should be preceded by a PS_PAUSE or PSALS_PAUSE command. For Si114x revision A10 and below, PS3_TH uses an 8-bit compressed format at address 0x15. Refer to AN498 "Si114x Designer's Guide" Section 5.4 "Compression Concept."

# PS3\_TH1: PS3\_TH Data Word High Byte @ 0x16

Bit	7	6	5	4	3	2	1	0
Name		PS3_TH[15:8]						
Туре	RW							

Bit	Name	Function
7:0	PS3_TH[15:8]	PS3_TH is a 16-bit threshold value. It is compared to PS3 measurements during autonomous operation for interrupting the host. If the threshold register is updated while a measurement is in progress, it is possible that an invalid threshold will be applied if the first new threshold byte has been written and not the second. Remedies include ensuring no measurement during threshold updates and discarding measurements results immediately after threshold updates. Once autonomous measurements have started, modification to PS3_TH should be preceded by a PS_PAUSE or PSALS_PAUSE command. For Si114x revision A10 and below, PS3_TH uses an 8-bit compressed format at address 0x15. Refer to AN498 "Si114x Designer's Guide" Section 5.4 "Compression Concept."

# PARAM\_WR @ 0x17

Bit	7	6	5	4	3	2	1	0
Name		PARAM_WR						
Туре		RW						

Reset value = 0000 0000

Bit	Name	Function
7:0	PARAM_WR	Mailbox register for passing parameters from the host to the sequencer.

#### COMMAND @ 0x18

Bit	7	6	5	4	3	2	1	0	
Name		COMMAND							
Туре		RW							

Bit	Name	Function
7:0	COMMAND	COMMAND Register.
		The COMMAND Register is the primary mailbox register into the internal sequencer. Writing to the COMMAND register is the only I <sup>2</sup> C operation that wakes the device from standby mode.

#### **RESPONSE @ 0x20**

Bit	7	6	5	4	3	2	1	0
Name		RESPONSE						
Туре		RW						

Bit	Name	Function
7:0	RESPONSE	The Response register is used in conjunction with command processing. When an error is encountered, the response register will be loaded with an error code. All error codes will have the MSB is set.
		The error code is retained until a RESET or NOP command is received by the
		sequencer. Other commands other than RESET or NOP will be ignored. However, any autonomous operation in progress continues normal operation despite any error.
		0x00–0x0F: No Error. Bits 3:0 form an incrementing roll-over counter. The roll over counter in bit 3:0 increments when a command has been executed by the Si114x. Once autonomous measurements have started, the execution timing of any command becomes non-deterministic since a measurement could be in progress when the
		COMMAND register is written. The host software must make use of the rollover counter to ensure that commands are processed.
		0x80: Invalid Command Encountered during command processing
		0x88: ADC Overflow encountered during PS1 measurement
		0x89: ADC Overflow encountered during PS2 measurement
		0x8A: ADC Overflow encountered during PS3 measurement
		0x8C: ADC Overflow encountered during ALS-VIS measurement
		0x8D: ADC Overflow encountered during ALS-IR measurement
		0x8E: ADC Overflow encountered during AUX measurement

#### IRQ\_STATUS @ 0x21

Bit	7	6	5	4	3	2	1	0
Name			CMD_INT	PS3_INT	PS2_INT	PS1_INT	ALS.	_INT
Туре			RW	RW	RW	RW	R'	W

Reset value = 0000 0000

Bit	Name	Function
7:6	Reserved	Reserved.
5	CMD_INT	Command Interrupt Status.
4	PS3_INT	PS3 Interrupt Status.
3	PS2_INT	PS3 Interrupt Status.
2	PS1_INT	PS1 Interrupt Status.
1:0	ALS_INT	ALS Interrupt Status. (Refer to Table 13 for encoding.)

- 1. If the corresponding IRQ\_ENABLE bit is also set when the IRQ\_STATUS bit is set, the INT pin is asserted.
- 2. When INT\_MODE = 0, the host must write '1' to the corresponding XXX\_INT bit to clear the interrupt.
- 3. When INT\_MODE = 1, the internal sequencer clears all the XXX\_INT bits (and INT pin) automatically unless used with PS (Parameter Field PSx\_IM = 11). Use of INT\_MODE = 0 is recommended.

# ALS\_VIS\_DATA0: ALS\_VIS\_DATA Data Word Low Byte @ 0x22

Bit	7	6	5	4	3	2	1	0
Name		ALS_VIS_DATA[7:0]						
Туре				R'	W			

Bit	Name	Function
7:0		ALS VIS Data LSB. Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

# ALS\_VIS\_DATA1: ALS\_VIS\_DATA Data Word High Byte @ 0x23

Bit	7	6	5	4	3	2	1	0
Name		ALS_VIS_DATA[15:8]						
Туре				R	W			

Reset value = 0000 0000

Bit	Name	Function
7:0		<b>ALS VIS Data MSB.</b> Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

# ALS\_IR\_DATA0: ALS\_IR\_DATA Data Word Low Byte@ 0x24

Bit	7	6	5	4	3	2	1	0
Name		ALS_IR_DATA[7:0]						
Туре				R'	W			

Reset value = 0000 0000

Bit	Name	Function
7:0		ALS IR Data LSB. Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

# ALS\_IR\_DATA1: ALS\_IR\_DATA Data Word High Byte @ 0x25

Bit	7	6	5	4	3	2	1	0		
Name		ALS_IR_DATA[15:8]								
Туре				R'	W					

Bit	Name	Function
7:0		ALS IR Data MSB. Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

PS1_DATA0: PS1	_DATA Data Word	Low Byte @ 0x26
----------------	-----------------	-----------------

Bit	7	6	5	4	3	2	1	0
Name				PS1_D/	ATA[7:0]			
Туре				R'	W			

Reset value = 0000 0000

Bit	Name	Function
7:0		<b>PS1 Data LSB.</b> Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

# PS1\_DATA1: PS1\_DATA Data Word High Byte @ 0x27

Bit	7	6	5	4	3	2	1	0	
Name		PS1_DATA[15:8]							
Туре				R'	W				

Reset value = 0000 0000

Bit	Name	Function
7:0		<b>PS1 Data MSB.</b> Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

# PS2\_DATA0: PS2\_DATA Data Word Low Byte @ 0x28

Bit	7	6	5	4	3	2	1	0
Name		PS2_DATA[7:0]						
Туре				RV	V			

Bit	Name	Function
7:0		<b>PS2 Data LSB.</b> Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

PS2_DATA1: PS2	_DATA Data	<b>Word High</b>	<b>Byte</b>	@ 0x29
----------------	------------	------------------	-------------	--------

Bit	7	6	5	4	3	2	1	0			
Name		PS2_DATA[15:8]									
Туре				R'	W						

Reset value = 0000 0000

Bit	Name	Function
7:0		<b>PS2 Data MSB.</b> Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

# PS3\_DATA0: PS3\_DATA Data Word Low Byte @ 0x2A

Bit	7	6	5	4	3	2	1	0		
Name	PS3_DATA[7:0]									
Туре				R'	W					

Reset value = 0000 0000

Bit	Name	Function
7:0		<b>PS3 Data LSB.</b> Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

# PS3\_DATA1: PS3\_DATA Data Word High Byte @ 0x2B

Bit	7	6	5	4	3	2	1	0		
Name		PS3_DATA[15:8]								
Туре				R'	W					

Bit	Name	Function
7:0		<b>PS3 Data MSB.</b> Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

AUX_DATA0: AUX	_DATA Data	Word Low E	Byte @ 0x2C
----------------	------------	------------	-------------

Bit	7	6	5	4	3	2	1	0			
Name		AUX_DATA[7:0]									
Туре				R'	W						

Reset value = 0000 0000

Bit	Name	Function
7:0		<b>AUX Data LSB.</b> Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

# AUX\_DATA1: AUX\_DATA Data Word High Byte @ 0x2D

Bit	7	6	5	4	3	2	1	0			
Name		AUX_DATA[15:8]									
Туре				R	W						

Reset value = 0000 0000

Bit	Name	Function
7:0		<b>AUX Data MSB.</b> Once autonomous measurements have started, this register must be read after INT has asserted but before the next measurement is made. Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."

# PARAM\_RD @ 0x2E

Bit	7	6	5	4	3	2	1	0			
Name	PARAM_RD										
Туре	RW										

Е	Bit	Name	Function
7	7:0	PARAM_RD	Mailbox register for passing parameters from the sequencer to the host.

# CHIP\_STAT @ 0x30

Bit	7	6	5	4	3	2	1	0
Name						RUNNING	SUSPEND	SLEEP
Туре						R	R	R

# Reset value = 0000 0000

Bit	Name	Function
7:3	Reserved	Reserved
2	RUNNING	Device is awake.
1	SUSPEND	Device is in a low-power state, waiting for a measurement to complete.
0	SLEEP	Device is in its lowest power state.

# ANA\_IN\_KEY @ 0x3B to 0x3E

Bit	7	6	5	4	3	2	1	0			
0x3B		ANA_IN_KEY[31:24]									
0x3C	ANA_IN_KEY[23:16]										
0x3D				ANA	_IN_KEY[1	[15:8]					
0x3E	ANA_IN_KEY[7:0]										
Туре		RW									

Bit	Name	Function
31:0	ANA_IN_KEY[31:0]	Reserved.

# 4.6. Parameter RAM

**Table 16. Parameter RAM Summary Table** 

Parameter Name	Offset	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
I2C_ADDR	0x00		•		I <sup>2</sup> C Addr	ess				
CHLIST	0x01	_	EN_AUX	EN_ALS_IR	EN_ALS_ VIS	_	EN_PS3	EN_PS 2	EN_P S1	
PSLED12_SELECT	0x02	_	- PS2_LED -					PS1_LED		
PSLED3_SELECT	0x03			_			PS	3_LED		
Reserved	0x04			Res	served (alwa	ys set to 0	)			
PS_ENCODING	0x05	_	PS3_ALI PS2_ALIGN PS1_ALIG Reserved (always of the control of				eserved (always	s set to 0	)	
ALS_ENCODING	0x06		_	ALS_IR_ALI GN	ALS_VIS_ ALIGN	Re	eserved (always	s set to 0	)	
PS1_ADCMUX	0x07			PS	S1 ADC Input	Selection				
PS2_ADCMUX	0x08			PS	S2 ADC Input	Selection				
PS3_ADCMUX	0x09			PS	3 ADC Input	Selection				
PS_ADC_COUNTER	0x0A	— PS_ADC_REC Reserved (always set					s set to 0	)		
PS_ADC_GAIN	0x0B			_			PS_A	C_GAIN		
PS_ADC_MISC	0x0C		_	PS_RANGE			PS_ADC_M ODE	_	_	
Reserved	0x0D		Re	eserved (do no	t modify fron	n default s	etting of 0x02)			
ALS_IR_ADCMUX	0x0E				ALS_IR_AD	CMUX				
AUX_ADCMUX	0x0F			AL	JX ADC Inpu	t Selection	l			
ALS_VIS_ADC_COU NTER	0x10	_		VIS_ADC_RE	С	Re	eserved (alway	s set to 0	)	
ALS_VIS_ADC_GAIN	0x11		•	_			ALS_VIS	_ADC_G	AIN	
ALS_VIS_ADC_MISC	0x12		erved set to 0)	VIS_RANG E		Reserve	d (always set to	0 0)		
Reserved	0x13		Re	eserved (do no	t modify fron	n default s	etting of 0x40)			
Reserved	0x14- 0x15		Re	eserved (do no	t modify fron	n default s	etting of 0x00)			
ALS_HYST	0x16	ALS Hysteresis								
PS_HYST	0x17				PS Hyste	resis				
PS_HISTORY	0x18				PS History	Setting				
ALS_HISTORY	0x19				ALS History	Setting				
ADC_OFFSET	0x1A				ADC Of	fset				

# **Table 16. Parameter RAM Summary Table (Continued)**

Parameter Name	Offset	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Reserved	0x1B		Reserved (do not modify from default setting of 0x00)							
LED_REC	0x1C		LED recovery time							
ALS_IR_ADC_COUN TER	0x1D	_	IR_ADC_REC			Re	Reserved (always set to 0)			
ALS_IR_ADC_GAIN	0x1E			_			ALS_IR_ADC_GAIN			
ALS_IR_ADC_MISC	0x1F		erved set to 0)	IR_RANGE		Reserved (always set to 0)				

#### **I2C @ 0x00**

Bit	7	6	5	4	3	2	1	0
Name				I <sup>2</sup> C Add	ress[7:0]			
Туре				R'	W			

Reset value = 0000 0000

Bit	Name	Function
7:0		Specifies a new I <sup>2</sup> C Address for the device to respond to. The new address takes
		effect when a BUSADDR command is received.

# CHLIST @ 0x01

Bit	7	6	5	4	3	2	1	0
Name		EN_AUX	EN_ALS_IR	EN_ALS_VIS		EN_PS3	EN_PS2	EN_PS1
Туре			RW			RW		

Reset value = 0000 0000

Bit	Name	Function
7	Reserved	
6	EN_AUX	Enables Auxiliary Channel, data stored in AUX_DATA1[7:0] and AUX_DATA0[7:0].
5	EN_ALS_IR	Enables ALS IR Channel, data stored in ALS_IR_DATA1[7:0] and ALS_IR_DATA0[7:0].
4	EN_ALS_VIS	Enables ALS Visible Channel, data stored in ALS_VIS_DATA1[7:0] and ALS_VIS_DATA0[7:0].
3	Reserved	
2	EN_PS3	Enables PS Channel 3, data stored in PS3_DATA1[7:0] and PS3_DATA0[7:0].
1	EN_PS2	Enables PS Channel 2, data stored in PS2_DATA1[7:0] and PS2_DATA0[7:0].
0	EN_PS1	Enables PS Channel 1, data stored in PS1_DATA1[7:0] and PS1_DATA0[7:0].

Note: For proper operation, CHLIST must be written with a non-zero value before forced measurements or autonomous operation is requested.

Rev. 1.3

# PSLED12\_SELECT @ 0x02

Bit	7	6	5	4	3	2	1	0
Name		F	PS2_LED[2:0	)]		PS1_LED[2:0]		
Туре			RW				RW	

Bit	Name	Function
7	Reserved	
6:4	PS2_LED[2:0]	Specifies the LED pin driven during the PS2 Measurement. Note that any combination of irLEDs is possible.  000: NO LED DRIVE xx1: LED1 Drive Enabled x1x: LED2 Drive Enabled (Si1142 and Si1143 only. Clear for Si1141) 1xx: LED3 Drive Enabled (Si1143 only. Clear for Si1141 and Si1142)
3	Reserved	
2:0	PS1_LED[2:0]	Specifies the LED pin driven during the PS1 Measurement. Note that any combination of irLEDs is possible.  000: NO LED DRIVE  xx1: LED1 Drive Enabled  x1x: LED2 Drive Enabled (Si1142 and Si1143 only. Clear for Si1141)  1xx: LED3 Drive Enabled (Si1143 only. Clear for Si1141 and Si1142)

# PSLED3\_SELECT @ 0x03

Bit	7	6	5	4	3	2	1	0
Name						PS3_LED[2:0]		
Туре							RW	

Reset value = 0000 0100

Bit	Name	Function
7:3	Reserved	
2:0	PS3_LED[2:0]	Specifies the LED pin driven during the PS3 Measurement. Note that any combination of irLEDs is possible.  000: No LED drive.  xx1: LED1 drive enabled.  x1x: LED2 drive enabled (Si1142 and Si1143 only. Clear for Si1141).  1xx: LED3 drive enabled (Si1143 only. Clear for Si1141 and Si1142).

# PS\_ENCODING @ 0x05

Bit	7	6	5	4	3	2	1	0
Name		PS3_ALIGN	PS2_ALIGN	PS1_ALIGN				
Туре		RW	R/W	R/W				

Bit	Name	Function
7	Reserved	
6	PS3_ALIGN	When set, the ADC reports the least significant 16 bits of the 17-bit ADC when performing PS3 Measurement. Reports the 16 MSBs when cleared.
5	PS2_ALIGN	When set, the ADC reports the least significant 16 bits of the 17-bit ADC when performing PS2 Measurement. Reports the 16 MSBs when cleared.
4	PS1_ALIGN	When set, the ADC reports the least significant 16 bits of the 17-bit ADC when performing PS1 Measurement. Reports the 16 MSBs when cleared.
3:0	Reserved	Always set to 0.

# ALS\_ENCODING @ 0x06

Bit	7	6	5	4	3	2	1	0
Name			ALS_IR_ALIGN	ALS_VIS_ALIGN				
Туре			RW	RW				

Bit	Name	Function
7:6	Reserved	
5	ALS_IR_ALIGN	When set, the ADC reports the least significant 16 bits of the 17-bit ADC when performing ALS VIS Measurement. Reports the 16 MSBs when cleared.
4	ALS_VIS_ALIGN	When set, the ADC reports the least significant 16 bits of the 17-bit ADC when performing ALS IR Measurement. Reports the 16 MSBs when cleared.
3:0	Reserved	Always set to 0.

# PS1\_ADCMUX @ 0x07

Bit	7	6	5	4	3	2	1	0			
Name		PS1_ADCMUX[7:0]									
Туре				R'	W						

Bit	Name	Function
7:0	PS1_ADCMUX[7:0]	Selects ADC Input for PS1 Measurement.
		The following selections are valid when PS_ADC_MODE = 1 (default). This setting is for normal Proximity Detection function.  0x03: Large IR Photodiode  0x00: Small IR Photodiode
		In addition, the following selections are valid for PS_ADC_MODE = 0. With this setting, irLED drives are disabled and the PS channels are no longer operating in normal Proximity Detection function. The results have no reference and the references needs to be measured in a separate measurement. 0x02: Visible Photodiode
		A separate 'No Photodiode' measurement should be subtracted from this reading. Note that the result is a negative value. The result should therefore be negated to arrive at the Ambient Visible Light reading. 0x03: Large IR Photodiode
		A separate "No Photodiode" measurement should be subtracted to arrive at Ambient IR reading.  0x00: Small IR Photodiode
		A separate "No Photodiode" measurement should be subtracted to arrive at Ambient IR reading.  0x06: No Photodiode
		This is typically used as reference for reading ambient IR or visible light.  0x25: GND voltage
		This is typically used as the reference for electrical measurements.  0x65: Temperature
		(Should be used only for relative temperature measurement. Absolute Temperature not guaranteed) A separate GND measurement should be subtracted from this reading.
		0x75: V <sub>DD</sub> voltage A separate GND measurement is needed to make the measurement meaningful.

# PS2\_ADCMUX @ 0x08

Bit	7	6	5	4	3	2	1	0				
Name		PS2_ADCMUX[7:0]										
Туре				R/	W							

Reset value = 0000 0011

Bit	Name	Function
7:0		Selects input for PS2 measurement. See PS1_ADCMUX register description for details.

# PS3 ADCMUX @ 0x09

Bit	7	6	5	4	3	2	1	0
Name				PS3_ADC	MUX[7:0]			
Туре				R/	W			

Bit	Name	Function
7:0	PS3_ADCMUX[7:0]	Selects input for PS3 measurement. See PS1_ADCMUX register description for details.

# PS\_ADC\_COUNTER @ 0x0A

Bit	7	6	5	4	3	2	1	0
Name		PS.	_ADC_REC[2	2:0]				
Туре		RW	R/W	R/W				

Reset value = 0111 0000

Bit	Name	Function
7	Reserved	
6:4	PS_ADC_REC[2:0]	Recovery period the ADC takes before making a PS measurement. 000: 1 ADC Clock (50 ns times 2 <sup>PS_ADC_GAIN</sup> ) 001: 7 ADC Clock (350 ns times 2 <sup>PS_ADC_GAIN</sup> ) 010: 15 ADC Clock (750 ns times 2 <sup>PS_ADC_GAIN</sup> ) 011: 31 ADC Clock (1.55 µs times 2 <sup>PS_ADC_GAIN</sup> ) 100: 63 ADC Clock (3.15 µs times 2 <sup>PS_ADC_GAIN</sup> ) 101: 127 ADC Clock (6.35 µs times 2 <sup>PS_ADC_GAIN</sup> ) 110: 255 ADC Clock (12.75 µs times 2 <sup>PS_ADC_GAIN</sup> ) 111: 511 ADC Clock (25.55 µs times 2 <sup>PS_ADC_GAIN</sup> ) The recommended PS_ADC_REC value is the one's complement of PS_ADC_GAIN.
3:0	Reserved	Always set to 0.

# PS\_ADC\_GAIN @ 0x0B

Bit	7	6	5	4	3	2	1	0
Name						PS_	_ADC_GAIN[	2:0]
Туре						R/W	R/W	R/W

Bit	Name	Function
7:3	Reserved	
2:0	PS_ADC_GAIN[2:0]	Increases the irLED pulse width and ADC integration time by a factor of (2 ^ PS_ADC_GAIN) for all PS measurements.  Care must be taken when using this feature. At an extreme case, each of the three PS measurements can be configured to drive three separate irLEDs, each of which, are configured for 359 mA. The internal sequencer does not protect the device from such an error. To prevent permanent damage to the device, do not enter any value greater than 5 without consulting with Silicon Labs.  For Example:  0x0: ADC Clock is divided by 1  0x4: ADC Clock is divided by 16  0x5: ADC Clock is divided by 32

# PS\_ADC\_MISC @ 0x0C

Bit	7	6	5	4	3	2	1	0
Name			PS_RANGE			PS_ADC_MODE		
Туре			RW			RW		

Reset value = 0000 0100

Bit	Name	Function
7:6	Reserved	
5	PS_RANGE	When performing PS measurements, the ADC can be programmed to operate in high sensitivity operation or high signal range. The high signal range is useful in operation under direct sunlight.  0: Normal Signal Range  1: High Signal Range (Gain divided by 14.5)
4:3	Reserved	
2	PS_ADC_MODE	PS Channels can either operate normally as PS channels, or it can be used to perform raw ADC measurements:  0: Raw ADC Measurement Mode  1: Normal Proximity Measurement Mode
1:0	Reserved	

# ALS\_IR\_ADCMUX @ 0x0E

Bit	7	6	5	4	3	2	1	0
Name				ALS_IR_	ADCMUX			
Туре				R'	W			

Bit	Name	Function
7:0	ALS_IR_ADCMUX	Selects ADC Input for ALS_IR Measurement.
		0x00: Small IR photodiode 0x03: Large IR photodiode

#### AUX\_ADCMUX @ 0x0F

Bit	7	6	5	4	3	2	1	0
Name				AUX_ADC	CMUX[7:0]			
Туре				R'	W			

Reset value = 0110 0101

Bit	Name	Function
7:0	AUX_ADCMUX[7:0]	Selects input for AUX Measurement. These measurements are referenced to GND.  0x65: Temperature (Should be used only for relative temperature measurement. Absolute Temperature not guaranteed)  0x75: V <sub>DD</sub> voltage

# ALS\_VIS\_ADC\_COUNTER @ 0x10

Bit	7	6	5	4	3	2	1	0
Name		VIS	_ADC_REC[	2:0]				
Туре		RW	R/W	R/W				

Reset value = 0111 0000

Bit	Name	Function						
7	Reserved							
6:4	VIS_ADC_REC[2:0]	Recovery period the ADC takes before making a ALS-VIS measurement. 000: 1 ADC Clock (50 ns times 2^ALS_VIS_ADC_GAIN) 001: 7 ADC Clock (350 ns times 2^ALS_VIS_ADC_GAIN) 010: 15 ADC Clock (750 ns times 2^ALS_VIS_ADC_GAIN) 011: 31 ADC Clock (1.55 µs times 2^ALS_VIS_ADC_GAIN) 100: 63 ADC Clock (3.15 µs times 2^ALS_VIS_ADC_GAIN) 101: 127 ADC Clock (6.35 µs times 2^ALS_VIS_ADC_GAIN) 110: 255 ADC Clock (12.75 µs times 2^ALS_VIS_ADC_GAIN) 111: 511 ADC Clock (25.55 µs times 2^ALS_VIS_ADC_GAIN) The recommended VIS_ADC_REC value is the one's complement of ALS_VIS_ADC_GAIN.						
3:0	Reserved	Always set to 0.						
Note: F	Note: For A02 and earlier, this parameter also controls ALS-IR measurements.							

# ALS\_VIS\_ADC\_GAIN @ 0x11

Bit	7	6	5	4	3	2	1	0
Name						ALS_VIS_ADC_GAIN[2:0]		
Туре						RW	R/W	RW

Reset value = 0000 0000

Bit	Name	Function						
7:3	Reserved							
2:0	ALS_VIS_ADC_GAIN[2:0]	Increases the ADC integration time for ALS Visible measurements by a factor of (2 ^ ALS_VIS_ADC_GAIN). This allows visible light measurement under dark glass. The maximum gain is 128 (0x7). For Example:  0x0: ADC Clock is divided by 1  0x4: ADC Clock is divided by 16  0x6: ADC Clock is divided by 64						
Note: For	lote: For A02 and earlier, this parameter also controls ALS-IR measurements.							

# ALS\_VIS\_ADC\_MISC @ 0x12

Bit	7	6	5	4	3	2	1	0
Name			VIS_RANGE					
Туре			RW					

Bit	Name	Function						
7:6	Reserved							
5	VIS_RANGE	When performing ALS-VIS measurements, the ADC can be programmed to operate in high sensitivity operation or high signal range.  The high signal range is useful in operation under direct sunlight.  0: Normal Signal Range  1: High Signal Range (Gain divided by 14.5)						
4:0	Reserved							
Note: Fo	lote: For A02 and earlier, this parameter also controls ALS-IR measurements.							

# ALS\_HYST @ 0x16

Bit	7	6	5	4	3	2	1	0		
Name		ALS_HYST[7:0]								
Туре				R'	W					

Reset value = 0100 1000

Bit	Name	Function
7:0	ALS_HYST[7:0]	ALS_HYST represents a hysteresis applied to the ALS_LOW_TH and ALS_HIGH_TH thresholds. This is in an 8-bit compressed format, representing a 16-bit value. For example:  0x48: 24 ADC Codes  Please refer to AN498 "Si114x Designer's Guide", Section 5.4 "Compression Concept."

# PS\_HYST @ 0x17

Bit	7	6	5	4	3	2	1	0		
Name	PS_HYST[7:0]									
Туре				R'	W					

Bit	Name	Function
7:0	PS_HYST[7:0]	PS_HYST represents a hysteresis applied to the PS1_TH, PS2_TH and PS3_TH thresholds. This is in an 8-bit compressed format, representing a 16-bit value. For example: 0x48: 24 ADC Codes.  Please refer to AN498 "Si114x Designer's Guide", Section 5.4 "Compression Concept."

# PS\_HISTORY @ 0x18

Bit	7	6	5	4	3	2	1	0	
Name	PS_HISTORY[7:0]								
Туре				R'	W				

Reset value = 0000 0011

Bit	Name	Function
7:0	PS_HISTORY[7:0]	PS_HISTORY is a bit-field representing the number of consecutive samples exceeding the threshold and hysteresis to change status.  For example: 0x03: 2 consecutive samples 0x07: 3 consecutive samples 0xFF: 8 consecutive samples

# ALS\_HISTORY @ 0x19

Bit	7	6	5	4	3	2	1	0	
Name	ALS_HISTORY[7:0]								
Туре				R'	W				

Bit	Name	Function
7:0		ALS_HISTORY is a bit-field representing the number of consecutive samples exceeding the threshold and hysteresis to change status.  For example:  0x03: Two consecutive samples  0x07: Three consecutive samples  0xFF: Eight consecutive samples

# ADC\_OFFSET @ 0x1A

Bit	7	6	5	4	3	2	1	0		
Name		ADC_OFFSET[7:0]								
Туре				R'	W					

#### Reset value = 1000 0000

Bit	Name	Function
7:0	ADC_OFFSET[7:0]	ADC_OFFSET is an 8-bit compressed value representing a 16-bit value added to all measurements. Since most measurements are relative measurements involving a arithmetic subtraction and can result in a negative value. Since 0xFFFF is treated as an overrange indicator, the ADC_OFFSET is added so that the values reported in the I <sup>2</sup> C register map are never confused with the 0xFFFF overrange indicator. For example: 0x60: Measurements have a 64-code offset 0x70: Measurements have a 128-code offset 0x80: Measurements have a 256-code offset Please refer to AN498 "Si114x Designer's Guide", Section 5.4 "Compression Concept."

# LED\_REC @ 0x1C

Bit	7	6	5	4	3	2	1	0	
Name	LED_REC[7:0]								
Туре				RW	l .				

Bit	Name	Function
7:0	LED_REC[7:0]	Reserved.

# ALS\_IR\_ADC\_COUNTER @ 0x1D

Bit	7	6	5	4	3	2	1	0
Name		IR_	ADC_REC[2	2:0]				
Туре			RW					

Reset value = 0111 0000

Bit	Name	Function
7	Reserved	
6:4	IR_ADC_REC[2:0]	Recovery period the ADC takes before making a ALS-IR measurement. 000: 1 ADC Clock (50 ns times 2 <sup>ALS_IR_ADC_GAIN</sup> ) 001: 7 ADC Clock (350 ns times 2 <sup>ALS_IR_ADC_GAIN</sup> ) 010: 15 ADC Clock (750 ns times 2 <sup>ALS_IR_ADC_GAIN</sup> ) 011: 31 ADC Clock (1.55 µs times 2 <sup>ALS_IR_ADC_GAIN</sup> ) 100: 63 ADC Clock (3.15 µs times 2 <sup>ALS_IR_ADC_GAIN</sup> ) 101: 127 ADC Clock (6.35 µs times 2 <sup>ALS_IR_ADC_GAIN</sup> ) 110: 255 ADC Clock (12.75 µs times 2 <sup>ALS_IR_ADC_GAIN</sup> ) 111: 511 ADC Clock (25.55 µs times 2 <sup>ALS_IR_ADC_GAIN</sup> ) The recommended IR_ADC_REC value is the one's complement of ALS_IR_ADC_GAIN.
3:0	Reserved	Always set to 0.
Note: This p	parameter available for se	equencer revisions A03 or later.

# ALS\_IR\_ADC\_GAIN @ 0x1E

Bit	7	6	5	4	3	2	1	0
Name						ALS_IR_ADC_GAIN[2:0]		
Туре						R/W	R/W	R/W

# Reset value = 0000 0000


Bit	Name	Function						
7:3	Reserved							
2:0	ALS_IR_ADC_GAIN[2:0]	Increases the ADC integration time for IR Ambient measurements by a factor of (2 ^ ALS_IR_ADC_GAIN). The maximum gain is 128 (0x7). For Example: 0x0: ADC Clock is divided by 1 0x4: ADC Clock is divided by 16 0x6: ADC Clock is divided by 64						
Note: Th	ote: This parameter available for sequencer revisions A03 or later.							

# ALS\_IR\_ADC\_MISC @ 0x1F

Bit	7	6	5	4	3	2	1	0
Name			IR_RANGE					
Туре			RW					

Bit	Name	Function
7:6	Reserved	
5	IR_RANGE	When performing ALS-IR measurements, the ADC can be programmed to operate in high sensitivity operation or high signal range.  The high signal range is useful in operation under direct sunlight.  0: Normal Signal Range  1: High Signal Range (Gain divided by 14.5)
4:0	Reserved	Write operations to this RAM parameter must preserve this bit-field value using read-modify-write.
Note: This parameter is available for sequencer revisions A03 or later.		

# 5. Pin Descriptions



**Table 17. Pin Descriptions** 

Pin	Name	Туре	Description
1	SDA	Bidirectional	I <sup>2</sup> C Data.
2	SCL	Input	I <sup>2</sup> C Clock.
3	V <sub>DD</sub>	Power	Power Supply. Voltage source.
4	INT	Bidirectional	Interrupt Output.  Open-drain interrupt output pin. Must be at logic level high during power-up sequence to enable low power operation.
5	DNC		Do Not Connect. This pin is electrically connected to an internal Si1141/42/43 node. It should remain unconnected.
6	LED2 <sup>1</sup>	Output	LED2 Output. <sup>1</sup> Programmable constant current sink normally connected to an infrared LED cathode.
7	LED3 <sup>2</sup>	Output	LED3 Output. <sup>2</sup> Programmable constant current sink normally connected to an infrared LED cathode. If VLED < (V <sub>DD</sub> + 0.5 V), a 47 k $\Omega$ pull-up resistor from LED3 to V <sub>DD</sub> is needed for proper operation. Connect directly to V <sub>DD</sub> when not in use.
8	GND	Power	Ground. Reference voltage.
9	LED1	Output	LED1 Output.  Programmable constant current sink normally connected to an infrared LED cathode.
10	DNC		Do Not Connect. This pin is electrically connected to an internal Si1141/42/43 node. It should remain unconnected.
Notes:	1	1	<u>I</u>

#### Notes:

- 1. Si1142 and Si1143 only. Connect to  $V_{\mbox{\scriptsize DD}}$  in Si1141.
- **2.** Si1143 only. Connect to  $V_{DD}$  in Si1141 and Si1142.

# 6. Ordering Guide

Part Number	Package	LED Drivers
Si1141-A11-GMR	QFN-10	1
Si1142-A11-GMR	QFN-10	2
Si1143-A11-GMR	QFN-10	3
Si1141-A10-GMR*	QFN-10	1
Si1142-A10-GMR*	QFN-10	2
Si1143-A10-GMR*	QFN-10	3
*Note: Not recommended for new decigns		

\*Note: Not recommended for new designs.

# 7. Package Outline: 10-Pin QFN

Figure 15 illustrates the pac

kage details for the Si1141/42/43 QFN package. Table 18 lists the values for the dimensions shown in the illustration.




Figure 15. QFN Package Diagram Dimensions

Table 18. Pag	kage Diagram	<b>Dimensions</b>
---------------	--------------	-------------------

Dimension	Min	Nom	Max
Α	0.55	0.65	0.75
b	0.20	0.25	0.30
D		2.00 BSC.	
е		0.50 BSC.	
Е		2.00 BSC.	
L	0.30	0.35	0.40
aaa		0.10	
bbb		0.10	
ccc		0.08	
ddd	0.10		

#### Notes:

- 1. All dimensions shown are in millimeters (mm).
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.





Figure 16. Photodiode Centers

# 8. Suggested PCB Land Pattern



Dimension	mm
C1	1.90
C2	1.90
Е	0.50
Х	0.30
Y	0.80

#### Notes:

#### **General**

- 1. All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 μm minimum, all the way around the pad.

#### Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.

#### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020D specification for Small Body Components.

# **DOCUMENT CHANGE LIST**

#### Revision 0.2 to Revision 0.3

- Updated document title from Si1140 to Si114x.
- Updated "7. Package Outline: 10-Pin QFN" on page 72.
- Updated Tables 4, 1, and 2.
- Added Figures 1, 2, and 4.
- Added register map and descriptions.

#### Revision 0.3 to Revision 0.4

- Updated document title from Si114x to Si1143.
- **Updated Applications Section**
- Updated Tables 2 and 3.
- Updated Figure 1, Figure 4.
- Updated Table 8, Table 9.
- Updated Pin Assignments.
- Updated Register maps and description.

#### **Revision 0.4 to Revision 0.41**

- Added Si1141 and Si1142 in addition to Si1143.
- Added the ODFN-8 package option.
- Some sections were rearranged.
- Added the signal-path software-model schematic.
- Renamed PARAM\_IN to PARAM\_WR for clarity.
- Renamed PARAM\_OUT to PARAM\_RD for clarity.
- Renamed PS ADC CLKDIV to PS ADC GAIN for clarity.
- Renamed ALS\_VIS\_ADC\_CLKDIV to ALS\_VIS\_ADC\_GAIN for clarity.
- Renamed ALS\_IR\_ADC\_CLKDIV to ALS\_IR\_ADC\_GAIN for clarity.
- Minor changes in register and parameter terminology.

#### Revision 0.41 to Revision 0.5

- Updated Tables 1, 4, 2, and 15.
- Updated Figure 1.
- Added Figures 2 and 16.
- Updated register table reset values.
- Added "HW\_KEY @ 0x07" register.
- Updated "ALS VIS ADC MISC @ 0x12" register.
- Updated "ALS\_IR\_ADC\_MISC @ 0x1F" register.
- Updated "6. Ordering Guide".
- Updated "Features".
- Updated "Description".
- Updated "5. Pin Descriptions".
- Updated "6. Ordering Guide".
- Updated "7. Package Outline: 10-Pin QFN".
- Deleted Section 7.1.
- Deleted Section 7.2.



#### Revision 0.5 to Revision 1.0

- Lux range and other minor changes on front page.
- Added sensitivity data for all three photodiodes.
- Added offset-drift data for all three photodiodes.
- Updated startup time to 25 ms.
- Minor bit-field definition corrections.
- Clarified ripple-voltage recommendation.
- Added MM and CDM ESD rating.
- Clarified standby-mode ldd.
- Clarified LED output leakage current.
- Added limits to LED active currents.
- Ordering code update.

#### **Revision 1.0 to Revision 1.1**

- Corrected reset state of PS\_ADC\_COUNTER.
- Minor correction in signal-path programming model schematic.
- Corrected access mode of ALS\_IR\_ADCMUX from register space to parameter space.

#### **Revision 1.1 to Revision 1.2**

- Corrected reset state of PS\_ADC\_COUNTER.
- Added leakage specifications for pins INT, SCL, and SDA.
- Changed format of proximity-threshold registers from compressed to uncompressed.
- Changed firmware revision from A10 to A11.
- Added reference to AN498 for details on the compression scheme.
- Clarified recovery times specified in PS ADC REC, VIS ADC REC, and IR ADC REC.
- Suggested PCB Land Pattern.
- Changed photodiode coordinate origin to package center.
- Added temperature sensor information.
- Added remarks on the use of MEAS RATE, ALS RATE, and PS RATE.
- Added remarks on I<sup>2</sup>C Broadcast Reset.
- Added performance graphs.
- Changed format of PS1TH, PS2TH, PS3TH, ALS\_LO\_TH, ALS\_HIGH\_TH from 8-bit compressed to 16-bit linear to allow finer threshold control.

#### **Revision 1.2 to Revision 1.3**

- Updated bit names for ALS\_LOW\_TH0 @ 0x0B, ALS\_LOW\_TH1@0x0C, ALS\_HI\_TH0@0x0D, and ALS\_HI\_TH1@0x0E.
- Changed IRQ\_MODE1 to IRQ\_MODE2 in Table 14.
- Changed pin name for pin 5 in pin diagrams on first page and start of section 5 from NC to DNC.
- Changed pin name and description for pin 5 in Table 17.
- Min V<sub>DD</sub> changed from 1.8 V to 1.71 V.

# **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

